- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370992 > M66252FP (Mitsubishi Electric Corporation) 1152 x 8-BIT LINE MEMORY FIFO PDF資料下載
參數(shù)資料
| 型號： | M66252FP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 1152 x 8-BIT LINE MEMORY FIFO |
| 中文描述： | 1152 × 8位線記憶先進(jìn)先出 |
| 文件頁數(shù)： | 3/11頁 |
| 文件大?。?/td> | 145K |
| 代理商： | M66252FP |
3
MITSUBISHI
DIGITAL ASSP
M66252P/FP
1152 x 8-BIT LINE MEMORY (FIFO)
Symbol
t
AC
t
OH
t
OEN
t
ODIS
Parameter
Access time
Output hold time
Output enable time
Output disable time
SWITCHING CHARACTERISTICS
(T
a
= –20 ~ 70
°
C, V
CC
= 5V
±
10%, GND = 0V)
Max.
40
40
40
Unit
ns
ns
ns
ns
Typ.
Min.
5
5
5
Limits
Symbol
t
WCK
t
WCKH
t
WCKL
t
RCK
t
RCKH
t
RCKL
t
DS
t
DH
t
RESS
t
RESH
t
NRESS
t
NRESH
t
WES
t
WEH
t
NWES
t
NWEH
t
RES
t
REH
t
NRES
t
NREH
t
r
, t
f
t
H
Note 1. The following conditions should be met for each line access:
WE “H” level period
≤
20ms - 1152 · t
WCK
- WRES “L” level period
RE “H” level period
≥
20ms - 1152 · t
RCK
- RRES “L” level period
2. Perform reset operation after turning on power supply.
Parameter
Write clock (WCK) cycle time
Write clock (WCK) “H” pulse width
Write clock (WCK) “L” pulse width
Read clock (RCK) cycle time
Read clock (RCK) “H” pulse width
Read clock (RCK) “L” pulse width
Input data setup time (in response to WCK)
Input data hold time (in response to WCK)
Reset setup time (in response to WCK and RCK)
Reset hold time (in response to WCK and RCK)
Reset non-select setup time (in response to WCK and RCK)
Reset non-select hold time (in response to WCK and RCK)
WE setup time (in response to WCK)
WE hold time (in response to WCK)
WE non-select setup time (in response to WCK)
WE non-select hold time (in response to WCK)
RE setup time (in response to RCK)
RE hold time (in response to RCK)
RE non-select setup time (in response to RCK)
RE non-select hold time (in response to RCK)
Input pulse rise time and fall time
Data hold time (Note 1)
TIMING CHARACTERISTICS
(T
a
= –20 ~ 70
°
C, V
CC
= 5V
±
10%, GND = 0V)
Max.
35
20
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
Typ.
Min.
50
25
25
50
25
25
15
5
15
5
15
5
15
5
15
5
15
5
15
5
Limits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66252P | 1152 x 8-BIT LINE MEMORY FIFO |
| M66256 | 5120 x 8-BIT LINE MEMORY (FIFO) |
| M66256FP | 5120 x 8-BIT LINE MEMORY (FIFO) |
| M66257 | 5120 x 8-BIT x 2 LINE MEMORY (FIFO) |
| M66257FP | 5120 x 8-BIT x 2 LINE MEMORY (FIFO) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66252P | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1152 x 8-BIT LINE MEMORY FIFO |
| M66255FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8192 x 10-BIT LINE MEMORY (FIFO) |
| M66255FP(#TB0T) | 制造商:Renesas Electronics Corporation 功能描述: |
| M66256 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:5120 x 8-BIT LINE MEMORY (FIFO) |
| M66256FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:5120 × 8-Bit Line Memory (FIFO) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。