參數(shù)資料
型號： M7020R-066ZA1T
廠商： 意法半導(dǎo)體
英文描述： 32K x 68-bit Entry NETWORK SEARCH ENGINE
中文描述： 32K的× 68位進(jìn)入網(wǎng)絡(luò)搜索引擎
文件頁數(shù)： 18/150頁
文件大?。?/td> 996K
代理商： M7020R-066ZA1T
M7020R
18/150
OPERATION
The following subsections contain command
(CMD and DQ Bus (command and databus), data-
base entry, arbitration logic, pipeline, and SRAM
control, and full logic descriptions.
CMD Bus and DQ Bus
CMD[8:0] carries the CMD and its associated pa-
rameter. DQ[67:0] is used for data transfer to and
from the database entries, which comprise a data
and a mask field that are organized as data and
mask arrays. The DQ Bus carries the SEARCH
data (of the data and mask arrays and internal reg-
isters) during the SEARCH command as well as
the address and data during READ and/or WRITE
operations. The DQ Bus can also carry the ad-
dress information for the flow-through accesses to
the external SRAMs and/or SSRAMs.
Database Entry (Data Array and Mask Array)
Each database entry comprises a data and a mask
field. The resultant value of the entry is ’1,' ’0,’ or
’X (don’t care),’ depending on the value in the data
and mask bits. The on-chip priority encoder se-
lects the first matching entry in the database that
is nearest to location '0.'
Arbitration Logic
When multiple Search Engines are cascaded to
create large databases, the data being searched is
presented to all search engines simultaneously in
the cascaded system. If multiple matches occur
within the cascaded devices, arbitration logic on
the search engines will enable the winning device
(with a matching entry that is closest to address “0”
of the cascaded database) to drive the SRAM bus.
Pipeline and SRAM Control
Pipeline latency is added to give enough time to a
cascaded system’s arbitration logic to determine
the device that will drive the index of the matching
entry on the SRAM bus. Pipeline logic adds laten-
cy to both the SRAM access cycles and the SSF
and SSV signals to align them to the host ASIC re-
ceiving the associated data.
Full Logic
Bit[0] in each of the 68-bit entries has a special
purpose for the LEARN command (0 = empty, 1 =
full). When all the data entries have bit[0] = 1, the
database asserts the FULL Flag, indicating all the
search engines in the depth-cascaded array are
full.
相關(guān)PDF資料
PDF描述
M7020R-083ZA1T 32K x 68-bit Entry NETWORK SEARCH ENGINE
M7020R 32K x 68-bit Entry NETWORK SEARCH ENGINE
M72DW64000B 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product
M72DW64000B70ZT 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product
M72DW64000B90ZT 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M7020R-083ZA1T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE
M702-230442 功能描述:火線接頭 IEEE 1394 SMT 4P HORIZONTAL RoHS:否 制造商:Molex 產(chǎn)品:IEEE 1394 Firewire Connectors 標(biāo)準(zhǔn):IEEE 1394 位置/觸點數(shù)量:6 節(jié)距:2 mm 觸點電鍍:Unplated 觸點材料:Phosphor Bronze 型式:Female 電流額定值:0.5 A 安裝風(fēng)格:Through Hole 端接類型:Solder Tab 連接器類型:Firewire Receptacle
M702-230642 功能描述:火線接頭 IEEE 1394 SMT 6P HORIZONTAL RoHS:否 制造商:Molex 產(chǎn)品:IEEE 1394 Firewire Connectors 標(biāo)準(zhǔn):IEEE 1394 位置/觸點數(shù)量:6 節(jié)距:2 mm 觸點電鍍:Unplated 觸點材料:Phosphor Bronze 型式:Female 電流額定值:0.5 A 安裝風(fēng)格:Through Hole 端接類型:Solder Tab 連接器類型:Firewire Receptacle
M7023 制造商:Tamura Corporation of America 功能描述:
M7027 功能描述:數(shù)字萬用表 Dual Display Multime 0.3% Accuracy RoHS:否 制造商:Tektronix 產(chǎn)品:Multimeters 類型:Bench 準(zhǔn)確性:0.04 % 電壓范圍:2 V to 2 kV 電阻范圍: 電容范圍: 顯示計數(shù): 頻率:10 Hz to 45 Hz, 850 Hz to 1 MHz 測距: 真均方根值: 數(shù)據(jù)保持:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*