- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10933 > MAX9880AETM+T (Maxim Integrated Products)IC CODEC AUDIO STEREO 48TQFN PDF資料下載
參數(shù)資料
| 型號： | MAX9880AETM+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 47/70頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC AUDIO STEREO 48TQFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準包裝： | 2,500 |
| 類型： | 立體聲音頻 |
| 數(shù)據(jù)接口： | I²C，I²S，串行，SPI? |
| ADC / DAC 數(shù)量： | 2 / 2 |
| 三角積分調(diào)變： | 是 |
| 動態(tài)范圍，標(biāo)準 ADC / DAC (db)： | 82 / 96 |
| 電壓 - 電源，模擬： | 1.65 V ~ 1.95 V |
| 電壓 - 電源，數(shù)字： | 1.65 V ~ 1.95 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-TQFN-EP（6x6） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
Jack Configuration Change Flag (JDET)
1 = Jack configuration has changed.
0 = No change in jack configuration.
JDET reports changes in JKSNS[1:0]. Changes to
JKSNS[1:0] are debounced before setting JDET. The
debounce period is programmable using the JDEB bits.
Jack status register 0x01 is a read-only register that reports
the status of the jack-detect circuitry when enabled.
Jack Sense (JKSNS)
JKSNS[1:0] reports the status of the JACKSNS pin
when JDETEN = 1. JKSNS[1:0] should be interpreted
according to Table 21.
Jack-Detect Interrupt Enable (IJDET)
Hardware interrupts are reported on the open-drain IRQ
pin. When an interrupt occurs, IRQ remains low until the
interrupt is serviced by reading the status register 0x00.
If a flag is set, it is reported as a hardware interrupt only
if the corresponding interrupt enable is set. Each bit
enables interrupts for the status flag in the respective
bit location in register 0x00. So IJDET must be set to
enable interrupts for jack detect.
Jack-Detect Enable (JDETEN)
Enables the jack-detect circuitry.
Jack-Sense Weak Pullup (JDWK)
Enables a weak internal pullup current for reduced
power loss when the chip is in shutdown or the
MICBIAS is disabled.
JDWK = 0 enables a 2.2k
pullup to obtain full jack-
detect operation. This mode can be used to detect
insertion and removal of a plug as well as distinguish
between headphone and headset accessories.
JDWK = 1 enables a 4A pullup current source when
SHDN = 0 or MICBIAS disabled. In this power-saving
configuration, the circuit can detect insertion and
removal of a plug but cannot distinguish between head-
phone and headset accessories.
The recommended usage follows: Set JDWK = 0 (or set
any bit in the microphone preamplifier gain registers
PALEN[1:0] or PAREN[1:0]). This enables the 2.2k
pullup. Once the jack has been inserted and the type of
accessory determined, set JDWK = 1 to save power.
Once the plug is removed, set JDWK = 0.
MAX9880A
Low-Power, High-Performance
Dual I2S Stereo Audio Codec
______________________________________________________________________________________
51
Mode Configuration
The MAX9880A includes circuitry to minimize click-and-
pop during volume changes, detect headsets, and con-
figure the headphone amplifier mode. Both volume
slewing and zero-crossing detection are included to
ensure click-and-pop free volume transitions.
Headset Detection Overview
The MAX9880A contains headset detect circuitry that is
capable of detecting the insertion or removal of a plug
and providing information to assist the system controller
in determining the configuration of an inserted plug. If
programmed to do so, upon insertion or removal of a
plug, the IRQ output is asserted (pulled low).
Table 20 shows the registers associated with the jack
detect function in MAX9880A.
Table 21. Jack Sense (JKSNS)
Table 20. Jack-Detect Registers
REGISTER
B7
B6
B5
B4
B3
B2
B1
B0
REGISTER
ADDRESS
POR STATE
R/W
Status
CLD
SLD
ULK
—
*
JDET
—
0x00
—
R
Jack Status
JKSNS[1:0]
—
0x01
—
R
Interrupt Enable
ICLD
ISLD
IULK
0
0*
IJDET
0
0x04
0x00
R/W
Jack Detect
JDETEN
0
JDWK
0
JDEB
0x25
0x00
R/W
JKSNS[1:0]
DESCRIPTION
00
JACKSNS is below VTH2 (low).
01
JACKSNS is between VTH1 and VTH2 (mid).
10
Invalid.
11
JACKSNS is above VTH1 (high).
Grayed boxes = Not used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-21W-CV-S | CONVERTER MOD DC/DC 5.5V 150W |
| MAX9880AEWM+T | IC CODEC AUDIO STEREO 48WLP |
| MAX9867EWV+T | IC STEREO AUD CODEC LP 30WLP |
| TP3057N/NOPB | IC INTERFACE ENHANCED SER 16-DIP |
| TP3054N/NOPB | IC FILTER ENHANCE INTERFAC 16DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9880AEVKIT# | 功能描述:音頻 IC 開發(fā)工具 MAX9880A Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| MAX9880AEVKIT+ | 功能描述:音頻 IC 開發(fā)工具 MAX9880A Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| MAX9880AEWM+T | 功能描述:接口—CODEC Stereo Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| MAX9880ETM+ | 制造商:Maxim Integrated Products 功能描述:AUDIO CODEC - Rail/Tube |
| MAX9880EVKIT+ | 制造商:Maxim Integrated Products 功能描述:STEREO AUDIO CODEC - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。