- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45179 > MB86960APF-G 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MB86960APF-G |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數(shù)： | 8/66頁 |
| 文件大小： | 376K |
| 代理商： | MB86960APF-G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
MB86960
16
Transmitter Access to Buffer
The size of each of the transmit banks can be changed by
programming the Buffer Size control bits, BS0 and BS1.
The transmit buffer size is thus allocatable by the
software to be a single 2-kilobyte transmit buffer, two
2-kilobyte transmit buffers, two 4-kilobyte transmit
buffers, or
two 8 kilobyte transmit buffers. In all
configurations, a single packet or multiple packets can be
loaded into the buffer at one time for transmission. When
a single transmit buffer is used, the system and the
transmitter time-share the use of the buffer. When two
buffers are used, the system can load packets into one of
the buffers while the contents of the other are being
transmitted.
At reset, the pointers are initialized to point to the
beginning of one of the transmit buffers. Each time the
host writes data to the buffer via the Buffer Memory Port
Register, an internal pointer is advanced to the next
memory location within the transmit buffer. Once a data
byte/word is written, it cannot be read and the internal
pointer cannot be reversed.
Internal pointers managed by NICE control which of the
two banks is selected for access by the host and which
byte/word of the bank is accessed. NICE will switch
banks as soon as the transmit start bit (TX START) of
BMPR10 is written high by the host system. When this
occurs, NICE will start transmitting at the earliest
opportunity. Another automatically-managed pointer,
the transmit-read pointer sequences through the bank
being transmitted to read the packet data into the
transmitter through its FIFO. If a collision occurs, the
packet will be automatically retransmitted after a
pseudo-random waiting interval called the backoff
interval. If there are multiple packets in the bank, NICE
will continue down the list, automatically transmitting
them all. The details of this operation are described in the
section on packet transmission.
NICE has the capability to transmit multiple back-to-
back packets of varying legal Ethernet sizes to the LAN
network. These packets may vary in length from 60 bytes
to 1,514 bytes, excluding preamble and CRC fields. As
shown in Figure 8, multiple packets can reside within one
transmit bank, separated by a non-transmitted, two-byte
header which provides the length of the packet in bytes.
Upon reaching the end of the “l(fā)ist” or “chain” of packets,
the transmitter will stop, update it’s status bits and, if
enabled, generate an interrupt.
Transmit Packet Data Formats
The packets to be transmitted, less preamble and CRC
fields, are first loaded into the transmit buffer along with
a two-byte header indicating the packet length in bytes.
See Figure 8 for details. Multiple packets can be loaded at
the same time provided there is room in the buffer. After
the packets are loaded, the host initiates transmission by
writing the number of packets just loaded into a register
for this purpose on the chip. If the two-bank buffer
configuration has been selected, the second bank can
now be loaded with additional packets.
PACKET 1
LENGTH LSB
LENGTH MSB
PACKET 2
DATA 1
LENGTH LSB
LENGTH MSB
DATA 2
LENGTH LSB
LENGTH MSB
DATA 3
LENGTH LSB
LENGTH MSB
DATA 4
DATA n
UNUSED BUFFER
AREA
Figure 8. Transmit Buffer Detail
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86965A | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| MB88151APNF-G-500-JNE1 | OTHER CLOCK GENERATOR, PDSO8 |
| MB88151APNF-G-401-JNEFE1 | OTHER CLOCK GENERATOR, PDSO8 |
| MB88151APNF-G-801-JNERE1 | OTHER CLOCK GENERATOR, PDSO8 |
| MB88151APNF-G-400-JNERE1 | OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86961A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET |
| MB86961APD-G | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET |
| MB86961APF-G | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET |
| MB86965 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86965B | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。