- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45220 > MC68HC05J5P (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05J5P |
| 廠(chǎng)商： | MOTOROLA INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| 封裝： | PLASTIC, DIP-20 |
| 文件頁(yè)數(shù)： | 47/69頁(yè) |
| 文件大?。?/td> | 394K |
| 代理商： | MC68HC05J5P |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
December 11, 1996
GENERAL RELEASE SPECIFICATION
MC68HC05J5
MULTI-FUNCTION TIMER
MOTOROLA
REV 1.1
8-3
8.1.2 Timer Control/status Register (TCSR), $08
The TCSR contains the timer interrupt ag bits, the timer interrupt enable bits, and
the real time interrupt rate select bits. Bit 2 and bit 3 are write-only bits which will
read as logical zeros. Figure 8-3 shows the value of each bit in the TCSR follow-
ing reset.
Figure 8-3. Timer Control/Status Register (TCSR)
TOF - Timer Overow Flag
The TOF is a read-only ag bit.
1 =
Set when the 8-bit ripple counter rolls over from $FF to $00. A
TIMER Interrupt request will be generated if TOFE is also set.
0 =
Reset by writing a logical one to the TOF acknowledge bit, TOFR.
Writing to the TOF ag bit has no effect on its value. This bit is
cleared by reset.
RTIF - Real Time Interrupt Flag
The RTIF is a read-only ag bit.
1 =
Set when the output of the chosen (1 of 4 selections) Real Time
Interrupt stage goes active. A TIMER Interrupt request will be
generated if RTIE is also set.
0 =
Reset by writing a logical one to the RTIF acknowledge bit, RTIFR.
Writing to the RTIF ag bit has no effect on its value. This bit is
cleared by reset.
TOFE - Timer Overow Enable
The TOFE is an enable bit that allows generation of a TIMER Interrupt upon
overow of the Timer Counter Register.
1 =
When set, the TIMER Interrupt is generated when the TOF ag bit is
set.
0 =
When cleared, no TIMER interrupt caused by TOF bit set will be
generated. This bit is cleared by reset.
RTIE - Real Time Interrupt Enable
The RTIE is an enable bit that allows generation of a TIMER Interrupt by the
RTIF bit.
1 =
When set, the TIMER Interrupt is generated when the RTIF ag bit is
set.
0 =
When cleared, no TIMER interrupt caused by RTIF bit set will be
generated. This bit is cleared by reset.
RTIF
TOFE
0
7
TOF
RT1
W
R
0000011
6543210
TCSR
$08
Reset
0
RTIFR
0
TOFR
RTIE
RT0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05J5DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05J5CJDW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC05JB4DW | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05JJ6DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC05JJ6P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05JJ6 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CDW | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CDWE | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CP | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CPE | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。