參數(shù)資料
型號(hào): MC92600CJUB
廠(chǎng)商: FREESCALE SEMICONDUCTOR INC
元件分類(lèi): 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PBGA217
封裝: 23 X 23 MM, 2.32 MM HEIGHT, 1.27 MM PITCH, PLASTIC, BGA-217
文件頁(yè)數(shù): 26/98頁(yè)
文件大小: 1288K
代理商: MC92600CJUB
3-4
MC92600 SERDES User’s Manual
MOTOROLA
Alignment Modes
3.3
Alignment Modes
The MC92600 supports two types of alignment, byte alignment and word alignment. Byte
alignment deals with the MC92600 being congured as four separate receivers. Word
alignment deals with four receivers being congured to work together.
DDRE
Double data rate
enable
Indicates that the data interfaces are
running at double data rate (data is
output on the rising and falling edges of
clock.) Establishes DDR mode.
Input
High
BSYNC_0
Byte alignment mode
Denes the of word synchronization
event method. See Section 3.3.2.
Input
High
BSYNC_1
Byte alignment mode
Indicates the type of byte alignment to
employ in the receiver. See Section
Input
RCCE
Recovered clock enable
Indicates that the output data is
synchronized to its recovered byte
clock. Otherwise output data is
synchronized to the reference clock.
Input
High
ADIE
Add/delete idle enable
Indicates that the receiver is free to
add/delete idle characters to/from the
output data stream to maintain
alignment.
Input
High
REPE
Repeater mode enable
When enabled, the transmitter obtains
transmit data from the receiver.
Input
High
TST_0/
TST_1
Test mode
Indicates operating/test mode of the
chip. See Chapter 5.
Input
REF_CLK
Reference clock
System reference clock to which the
receiver interfaces may be timed.
Provided frequency is dependent on
HSE and DDRE settings.
Input
RLINK_x_N/
RLINK_x_P
Link serial receive data
Differential serial receive data input
pads.
Input
Internal Signals
rx_clock
High speed transceiver
clock
Internal, differential high speed clock
used to transmit and receive link data.
Input
loop_back_data
Loop back data
Differential loop back receive data.
Input
repeat_data
Received repeat data
Repeater mode, received data to
re-transmit.
Output
Table 3-1. MC92600 Receiver Interface Signals (continued)
Signal Name
Description
Function
Direction
Active
State
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC92600ZTB SPECIALTY MICROPROCESSOR CIRCUIT, PBGA196
MC92600JUB SPECIALTY MICROPROCESSOR CIRCUIT, PBGA217
MC92602ZTA SPECIALTY MICROPROCESSOR CIRCUIT, PBGA196
MC9S08AC16CFDE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, BCC48
MC9S08GW32CLH MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92600JUB 功能描述:IC SERDES QUAD 1.25GBAUD 217PBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 串行器,解串行器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類(lèi)型:串行 輸出類(lèi)型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:管件
MC92600VMB 制造商:Freescale Semiconductor 功能描述:
MC92603VF 功能描述:IC TXRX ETH QUAD GIG 256-MAPBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類(lèi)型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)