- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359155 > MCZ33927EK (飛思卡爾半導(dǎo)體(中國)有限公司) Transistor; Type: Amplifiers/Bipolar; VCEO (V): -100; Ic (A): -1; Pc (W): 0.9; hFE: 140 to 350; VCE (sat) (V) max: -0.5; Package: TO-92Mod PDF資料下載
參數(shù)資料
| 型號(hào)： | MCZ33927EK |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | Transistor; Type: Amplifiers/Bipolar; VCEO (V): -100; Ic (A): -1; Pc (W): 0.9; hFE: 140 to 350; VCE (sat) (V) max: -0.5; Package: TO-92Mod |
| 中文描述： | 三相場(chǎng)效應(yīng)晶體管預(yù)驅(qū)動(dòng)器 |
| 文件頁數(shù)： | 29/44頁 |
| 文件大?。?/td> | 490K |
| 代理商： | MCZ33927EK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
29
33927
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
LOGIC COMMANDS AND REGISTERS
COMMAND DESCRIPTIONS
The IC contains internal registers to control the various
operating parameters, modes, and interrupt characteristics.
These commands are sent and status is read via 8-bit SPI
commands. The IC will use the last eight bits in a SPI transfer,
so devices can be daisy-chained. The first three bits in a SPI
word can be considered to be the Command with the trailing
five bits being the data.
The SPI logic will generate a framing error and ignore the
SPI message if the number of received bits is not eight or if it
is not a multiple of eight.
After RST, the first SPI result returned is Status Register 0.
FAULT REPORTING AND INTERRUPT
GENERATION
Different fault conditions described in the previous
chapters can generate an interrupt - INT pin output signal
asserted high. When an interrupt occurs, the source can be
read from Status Register 0, which is also the return word of
most SPI messages.
Faults are latched on occurrence, and the interrupt and
faults are only cleared by sending the corresponding CLINTx
command. A fault that still exists will continue to assert an
interrupt.
Note: If there are multiple pending interrupts, the INT line
will not toggle when one of the faults is cleared. Interrupt
processing circuitry on the host must be level sensitive to
correctly detect multiple simultaneous interrupt.
Thus, when an interrupt occurs, the host can query the IC
by sending a NULL command; the return word contains flags
indicating any faults not cleared since the CLINTx command
was last written (rising edge of CS) and the beginning of the
current SPI command (falling edge of CS). The NULL
command causes no changes to the state of any of the fault
or mask bits.
The logic clearing the fault latches occurs only when:
1. A valid command had been received(i.e. no framing
error);
2. A state change did not occur during the SPI message
(if the bit is being returned as a 0 and a fault change
occurs during the middle of the SPI message, the latch
will remain set). The latch is cleared on the trailing
(rising) edge of the CS pulse. Note, to prevent missing
any faults the CLINTx command should not generally
clear any faults without being observed; i.e. it should
only clear faults returned in the prior NULL response.
Table 7. Command List
Command
Name
Description
000
x xxxx
NULL
These commands are used to read IC status. These commands do not change any internal IC status. Returns
Status Register 0-3, depending on sub command.
001
0 xxxx
MASK0
Sets a portion of the interrupt mask using lower four bits of command. A “1” bit enables interrupt generation
for that flag. INT remains asserted if uncleared faults are still present. Returns Status Register 0.
001
1 xxxx
MASK1
Sets a portion of the interrupt mask using lower four bits of command. A “1” bit enables interrupt generation
for that flag. INT remains asserted if uncleared faults are still present. Returns Status Register 0.
010x xxxx
Mode
Enables Desat/Phase Error Mode. Enables FULLON Mode. Locks further Mode changes. Returns Status
Register 0.
011
0 xxxx
CLINT0
Clears a portion of the fault latch corresponding to MASK0 using lower four bits of command. A 1 bit clears
the interrupt latch for that flag. INT remains asserted if other unmasked faults are still present. Returns Status
Register 0.
011
1 xxxx
CLINT1
Clears a portion of the fault latch corresponding to MASK1 using lower four bits of command. A 1 bit clears
the interrupt latch for that flag. INT remains asserted if other unmasked faults are still present. Returns Status
Register 0.
100x xxxx
DEADTIME
Set deadtime with calibration technique. Returns Status Register 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCZ33970EG | Dual Gauge Driver Integrated Circuit with Improved Damping Algorithms |
| MCZ33976EG | Dual Gauge Driver with Configurable esponse Time |
| MCZ33977EG | Single Gauge Driver |
| MCZ33989EG | System Basis Chip with High-Speed CAN Transceiver |
| MCZ33990EF | Enhanced Class B Serial Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33927EK/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Three-Phase Field Effect Transistor Pre-Driver |
| MCZ33927EKR2 | 功能描述:功率驅(qū)動(dòng)器IC THREE PHASE PRE- DRIVER RoHS:否 制造商:Micrel 產(chǎn)品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時(shí)間: 下降時(shí)間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
| MCZ33927R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Three-Phase Field Effect Transistor Pre-Driver |
| MCZ33937AEK | 功能描述:馬達(dá)/運(yùn)動(dòng)/點(diǎn)火控制器和驅(qū)動(dòng)器 3 Phase Pre-Driver RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| MCZ33937AEK/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Three Phase Field Effect Transistor Pre-driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。