- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377971 > ML60851D (OKI SEMICONDUCTOR CO., LTD.) USB Device Controller PDF資料下載
參數(shù)資料
| 型號： | ML60851D |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | USB Device Controller |
| 中文描述： | USB設(shè)備控制器 |
| 文件頁數(shù)： | 28/82頁 |
| 文件大?。?/td> | 705K |
| 代理商： | ML60851D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
PEDL60851D-01
1
Semiconductor
ML60851D
28/82
Interrupt Status Register (INTSTAT)
Read address
Write address
DCh
—
D7
0
See
below
D6
0
D5
0
See
below
D4
0
See
below
D3
0
D2
0
See
below
D1
0
D0
0
After a hardware reset
After a bus reset
0
0
0
0
Definition
Setup Ready Interrupt Status: When bit D0 of the interrupt enable register (INTENBL) is “1”, the content of bit
D0 of the EP0 status register (EP0STAT) is copied here.
This bit is “0” when D0 of INTENBL is “0”. In other words, when the eight bytes of setup
data are received in the setup stage of control transfer and are correctly stored in the setup
registers, this bit is set to “1” and the
INTR
pin is asserted.
EP1 Packet Ready Interrupt Status: When bit D1 of the interrupt enable register (INTENBL) is “1”, the negation of
the content of bit D1 or of bit D5 of the end point packet ready register (PKTRDY) is copied
here. This bit is “0” when bit D1 of INTENBL is “0”. The value at the time of a bus reset is
determined based on the value of INTENBL and the EP transfer direction at that time, and
also based on the value of the packet ready bit for that EP.
(If the EP1 transfer direction has been set as “Receive”, the negation of D1 is stored here, and
the negation of D5 is stored if the transfer direction has been set as “Transmit”.)
During data reception, the packet ready interrupt is generated when one packet of receive
data is correctly stored in one of the two FIFO layers of EP1. During transmission, the packet
ready interrupt is generated when data transmission has been completed from (and writing
becomes possible again) one of the two FIFO layers of EP1.
Setup Ready Interrupt Status
EP1 Packet Ready Interrupt
Status
EP2 Packet Ready Interrupt
Status
EP0 Receive Packet Ready
Interrupt Status
EP0 Transmit Packet Ready
Interrupt Status
USB Bus Reset Interrupt Status
Suspend State Interrupt Status
EP3 Packet Ready Interrupt Status
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML60852 | USB Device Controller |
| ML6190A | Longwave Time Code RF Receiver LSI |
| ML63187 | 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min). |
| ML63189B | 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min). |
| ML63512A | 4-Bit Microcontroller with Built-in Level Detector, Melody Circuit, and Comparator,Operating at 0.9 V (Min.) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML60851E | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60851EGA | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60851ETB | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852A | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。