- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377971 > ML60851D (OKI SEMICONDUCTOR CO., LTD.) USB Device Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | ML60851D |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | USB Device Controller |
| 中文描述： | USB設(shè)備控制器 |
| 文件頁數(shù)： | 35/82頁 |
| 文件大小： | 705K |
| 代理商： | ML60851D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
PEDL60851D-01
1
Semiconductor
ML60851D
35/82
End Point 1 Data Toggle Register (EP1TGL)
Read address
Write address
E5h
65h
D7
0
0
0
D6
0
0
0
D5
0
0
0
D4
0
0
0
D3
0
0
0
D2
0
0
0
D1
0
0
0
D0
0
0
After a hardware reset
After a bus reset
Definition
Data Sequence Toggle Bit:
When initializing an EP, write a “1” in this bit to reset the toggle bit of the data
packet and specify PID of DATA0 (this bit also becomes “0”). Thereafter, the
synchronous operation is made automatically based on the data sequence toggling
mechanism.
The values of bits D7 to D1 are fixed at “0” and even if a “1” is written in these bits, it will be invalid.
End Point 1 Payload Register (EP1PLD)
Read address
Write address
E6h
66h
D7
0
0
0
D6
x
x
D5
x
x
D4
x
x
D3
x
x
D2
x
x
D1
x
x
D0
x
x
After a hardware reset
After a bus reset
Definition
Maximum packet size (R/W)
Maximum Packet Size:
The value of wMaxPacketSize of the end point descriptor selected by the Set_Configuration
request from the host computer should be written in this register by the local MCU.
The packet size of packets other than short packets is specified in units of a byte.
The value can be one of 40h (64 bytes), 20h (32 bytes), 10h (16 bytes), and 08h
(8 bytes).
During data reception by EP1, if a packet with more number of bytes than that
specified here is received, the receive packet ready bit is not asserted, and the stall
bit is set during EOP and the stall handshake is returned to the host computer.
On the other hand, when EP1 is being used for transmission, the transmit packet
ready bit is set automatically when the writing of data of the number of bytes set in
this register (maximum packet size) by the DMA controller is completed.
Bit D7 is fixed at “0”, and even if a “1” is written, it will be ignored.
Data Sequence Toggle Bit
(R/Reset
)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML60852 | USB Device Controller |
| ML6190A | Longwave Time Code RF Receiver LSI |
| ML63187 | 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min). |
| ML63189B | 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min). |
| ML63512A | 4-Bit Microcontroller with Built-in Level Detector, Melody Circuit, and Comparator,Operating at 0.9 V (Min.) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML60851E | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60851EGA | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60851ETB | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852A | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。