- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377971 > ML60851D (OKI SEMICONDUCTOR CO., LTD.) USB Device Controller PDF資料下載
參數(shù)資料
| 型號： | ML60851D |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | USB Device Controller |
| 中文描述： | USB設(shè)備控制器 |
| 文件頁數(shù)： | 76/82頁 |
| 文件大?。?/td> | 705K |
| 代理商： | ML60851D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁
FEDL60851D-01
1
Semiconductor
ML60851D
76/82
Operation of 2-layer structure FIFO during bulk transfer
The FIFOs of EP1 have a 64 bytes x 2-layer structure. As a consequence, these FIFOs can temporarily store a
maximum of 128 bytes of bulk transfer data.
(1) 2-Layer reception operation (O indicates the assert condition and X indicates de-assert condition)
In the case of 1
→
2
→
3
→
4
→
5a
→
6
In the case of 1
→
2
→
3
→
4
→
5b
→
6
Layer A
64 bytes
Layer B
64 bytes
Layer A
PKT
RDY
Layer B
PKT
RDY
EP1
receive
PKT
RDY
x
INTR
1
2
Start storing data in layer A of reception
Data of one packet has been stored.
Start reception and storing of data in
layer B.
Local MCU starts reading layer A.
When the storing of packet in layer B is
completed following the completion of
reading layer A.
When the reading of packet in layer A is
completed following the completion of
storing data in layer B.
From 5a: Layer A has become empty.
From 5b: Layer B has become full.
Starting reading layer B also.
x
x
x
x
3
x
4
x
5a
5b
x
x
x
x
6
x
7
x
When one packet of receive data is stored in layer A of the FIFO and EOP is received, the ML60851D asserts
the packet ready bit of EP1 and also asserts the
INTR
pin. This makes it possible for the local MCU to read the
receive data.
Subsequently, data can be received from the host, and the ML60851D switches the FIFO for storing to layer B.
When one packet of data described above has been read from layer A of the FIFO, make the local MCU reset the
receive packet ready status of EP1 (by writing a “1” into bit D1 of PKTRDY).
At the time the EP1 receive packet ready status is reset, if the reception of layer B has not been completed, the
ML60851D resets the EP1 receive packet ready status and de-asserts the
INTR
pin.
However, if the reception of layer B has been completed a the time the EP1 receive packet ready status is reset,
the ML60851D rejects the request from the local MCU to reset the EP1 receive packet ready status, and
continues to maintain the EP1 receive packet ready status and the asserted condition of the
INTR
pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML60852 | USB Device Controller |
| ML6190A | Longwave Time Code RF Receiver LSI |
| ML63187 | 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min). |
| ML63189B | 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min). |
| ML63512A | 4-Bit Microcontroller with Built-in Level Detector, Melody Circuit, and Comparator,Operating at 0.9 V (Min.) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML60851E | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60851EGA | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60851ETB | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852A | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。