
ML674001 Series/ML675001 Series User’s Manual
Table of Contents
viii
20.2.1
I2C Bus Control Register (I2CCON).................................................................................................... 20-3
20.2.2
I2C Bus Slave Address Mode Register (I2CSAD) ............................................................................... 20-5
20.2.3
I2C Bus Transfer Speed Register (I2CCLR) ........................................................................................ 20-6
20.2.4
I2C Bus Status Register (I2CSR).......................................................................................................... 20-7
20.2.5
I2C Bus Interrupt Request Register (I2CIR)......................................................................................... 20-8
20.2.6
I2C Bus Interrupt Mask Register (I2CIMR) ......................................................................................... 20-9
20.2.7
I2C Bus Transmit/Receive Data Register (I2CDR) ............................................................................ 20-10
20.2.8
I2C Bus Transfer Speed Counter (I2CBC) ......................................................................................... 20-11
20.3 Operations................................................................................................................................................. 20-12
20.3.1
Transmit operation (transfer of 1 byte from master to slave, in 7-bit address mode) ......................... 20-12
20.3.2
Receive operation (transfer of 1 byte from slave to master, in 7-bit address mode)........................... 20-13
20.3.3
Transmit operation (transfer of 2 or more bytes from master to slave, in 7-bit address mode) .......... 20-14
20.3.4
Receive operation (transfer of 2 byte or more from slave to master, in 7-bit address mode) ............. 20-15
20.3.5
Restart sequence transmit operation ................................................................................................... 20-16
20.3.6
To receive 1-byte of data from another slave device after transmitting 1-byte of data:...................... 20-16
20.3.7
Start byte transmit operation ............................................................................................................... 20-17
20.3.8
7-bit Address Mode and 10-bit Address Mode ................................................................................... 20-19
Chapter 21 Analog-to-Digital Converter
21.1 Overview..................................................................................................................................................... 21-1
21.1.1
Components .......................................................................................................................................... 21-1
21.1.2
Pin List.................................................................................................................................................. 21-2
21.1.3
Control Register List............................................................................................................................. 21-2
21.2 Control Register Descriptions..................................................................................................................... 21-3
21.2.1
Analog-to-Digital Converter Control Register 0 (ADCON0)............................................................... 21-3
21.2.2
Analog-to-Digital Converter Control Register 1 (ADCON1)............................................................... 21-5
21.2.3
Analog-to-Digital Converter Control Register 2 (ADCON2)............................................................... 21-6
21.2.4
Analog-to-Digital Converter Interrupt Control Register (ADINT)....................................................... 21-7
21.2.5
Analog-to-Digital Converter Forced Interrupt Register (ADFINT)...................................................... 21-9
21.2.6
Analog-to-Digital Converter Result Registers (ADR0 to ADR3)....................................................... 21-10
21.3 Operational Description ............................................................................................................................ 21-11
21.3.1
Scan Mode .......................................................................................................................................... 21-11
21.3.2
Select Mode ........................................................................................................................................ 21-11
Chapter 22 Built-In Flash Memory
22.1 Overview..................................................................................................................................................... 22-1
22.1.1
Block Diagram...................................................................................................................................... 22-2
22.2 Flash Memory Programming ...................................................................................................................... 22-3
22.2.1
General Description of Flash Memory Programming........................................................................... 22-3
22.2.2
Flash Memory Programming Method Using the JTAG Debug Function ............................................. 22-3
22.2.3
Flash Memory Programming Method Using the Built-in Boot Program.............................................. 22-5
22.3 Built-in Boot Program ................................................................................................................................ 22-7
22.3.1
Functional Description.......................................................................................................................... 22-7
22.3.2
Operating Procedure ............................................................................................................................. 22-7
22.3.3
Operating Environment......................................................................................................................... 22-7
22.4 SDP Command Sequence Control for Built-In Flash Memory................................................................... 22-8
22.4.1
Operational Description ........................................................................................................................ 22-8
22.4.2
Command Entries ................................................................................................................................. 22-9
22.4.3
Read/Reset (Software Reset) ................................................................................................................ 22-9
22.4.4
Erase ..................................................................................................................................................... 22-9
22.4.5
Program................................................................................................................................................. 22-9
22.4.6
Protect ................................................................................................................................................... 22-9
22.4.7
Protect Cancel ....................................................................................................................................... 22-9
22.4.8
Product Identification/Software ID ..................................................................................................... 22-11