
ML674001 Series/ML675001 Series User’s Manual
Table of Contents
i
Table of Contents
Chapter 1
Introduction
1.1 Features........................................................................................................................................................... 1-1
1.2 Functional Blocks ........................................................................................................................................... 1-4
1.2.1
ML674001 series Block Diagram ........................................................................................................... 1-4
1.2.2
ML675001 series Block Diagram ........................................................................................................... 1-5
1.3 Pins ................................................................................................................................................................. 1-6
1.3.1
Pin Layout............................................................................................................................................... 1-6
1.3.1.1
LFBGA ............................................................................................................................................... 1-6
1.3.1.2
LQFP................................................................................................................................................... 1-7
1.3.2
Pin List.................................................................................................................................................... 1-8
1.3.3
Pin Descriptions.................................................................................................................................... 1-12
1.3.4
Pin States .............................................................................................................................................. 1-16
1.3.5
Pin Structure and Treatment ................................................................................................................. 1-18
1.3.6
Treatment of Unused Pins..................................................................................................................... 1-20
Chapter 2
CPU
2.1 Overview ........................................................................................................................................................ 2-1
2.2 CPU Operation States ..................................................................................................................................... 2-1
2.2.1
State Transitions ..................................................................................................................................... 2-1
2.3 Address Space................................................................................................................................................. 2-1
2.4 Memory Format .............................................................................................................................................. 2-2
2.5 Instruction Length........................................................................................................................................... 2-2
2.6 Data Types...................................................................................................................................................... 2-2
2.7 Processor Modes............................................................................................................................................. 2-2
2.8 Registers ......................................................................................................................................................... 2-3
2.8.1
ARM State Registers .............................................................................................................................. 2-3
2.8.2
THUMB State Registers ......................................................................................................................... 2-5
2.8.3
Relationships Between ARM and THUMB State Registers ................................................................... 2-6
2.8.4
Accessing Upper Registers from THUMB State .................................................................................... 2-6
2.9 Program Status Registers................................................................................................................................ 2-7
2.9.1
Condition Code Flags ............................................................................................................................. 2-7
2.9.2
Control Bits............................................................................................................................................. 2-7
2.9.3
Reserved Bits .......................................................................................................................................... 2-8
2.10 Instruction Set Features ................................................................................................................................ 2-9
2.10.1
ARM Instruction Set ............................................................................................................................... 2-9
2.10.2
THUMB Instruction Set.......................................................................................................................... 2-9
2.11 Addressing Modes ...................................................................................................................................... 2-10
2.11.1
Load/Store Instructions......................................................................................................................... 2-10
2.11.2
Multiple Load/Store Instructions .......................................................................................................... 2-10
2.12 Exceptions................................................................................................................................................... 2-11
2.12.1
Switching to Exception Handler ........................................................................................................... 2-11
2.12.2
Returning from Exception Handler....................................................................................................... 2-11
2.12.3
Summary of Exception Switching ........................................................................................................ 2-12
2.12.4
FIQ........................................................................................................................................................ 2-12
2.12.5
IRQ ....................................................................................................................................................... 2-12
2.12.6
Aborts ................................................................................................................................................... 2-13
2.12.7
Software Interrupts ............................................................................................................................... 2-13
2.12.8
Undefined Instructions.......................................................................................................................... 2-13
2.12.9
Exception Vectors................................................................................................................................. 2-14
2.12.10 Exception Priority Order....................................................................................................................... 2-14
2.13 Resets.......................................................................................................................................................... 2-15