- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10930 > MPC5553MZP132 (Freescale Semiconductor)IC MCU MPC5553 REV A 416-PBGA PDF資料下載
參數(shù)資料
| 型號： | MPC5553MZP132 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 16/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU MPC5553 REV A 416-PBGA |
| 產(chǎn)品培訓(xùn)模塊： | MPC55xx PitchPak Family |
| 標(biāo)準(zhǔn)包裝： | 200 |
| 系列： | MPC55xx Qorivva |
| 核心處理器： | e200z6 |
| 芯體尺寸： | 32-位 |
| 速度： | 132MHz |
| 連通性： | CAN，EBI/EMI，以太網(wǎng)，SCI，SPI |
| 外圍設(shè)備： | DMA，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 220 |
| 程序存儲器容量： | 1.5MB（1.5M x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 64K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.35 V ~ 1.65 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 40x12b |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 416-BBGA |
| 包裝： | 托盤 |
| 配用： | MPC5553EVBISYS-ND - KIT EVAL ISYSTEMS MPC5553 MPC5553EVBGHS-ND - KIT EVAL GREEN HILLS SOFTWARE MPC5553EVB-ND - KIT EVAL MPC5553MZP132 MPC5553EVBE-ND - BOARD EVAL FOR MPC5553 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Electrical Characteristics
MPC5553 Microcontroller Data Sheet, Rev. 4
Freescale Semiconductor
23
3.10
eQADC Electrical Characteristics
Table 13. eQADC Conversion Specifications (TA = TL to TH)
Spec
Characteristic
Symbol
Minimum
Maximum
Unit
1
ADC clock (ADCLK) frequency 1
1 Conversion characteristics vary with F
ADCLK rate. Reduced conversion accuracy occurs at maximum FADCLK rate. The
maximum value is based on 800 KS/s and the minimum value is based on 20 MHz oscillator clock frequency divided by a
maximum 16 factor.
FADCLK
112
MHz
2
Conversion cycles
Differential
Single ended
CC
13 + 2 (15)
14 + 2 (16)
13 + 128 (141)
14 + 128 (142)
ADCLK
cycles
3
Stop mode recovery time 2
2 Stop mode recovery time begins when the ADC control register enable bits are set until the ADC is ready to perform
conversions.
TSR
10
—
s
4
Resolution 3
3 At V
RH – VRL = 5.12 V, one least significant bit (LSB) = 1.25, mV = one count.
—1.25
—
mV
5
INL: 6 MHz ADC clock
INL6
–4
4
Counts 3
6
INL: 12 MHz ADC clock
INL12
–8
8
Counts
7
DNL: 6 MHz ADC clock
DNL6
–3 4
4 Guaranteed 10-bit mono tonicity.
3 4
Counts
8
DNL: 12 MHz ADC clock
DNL12
–6 4
6 4
Counts
9
Offset error with calibration
OFFWC
–4 5
5 The absolute value of the offset error without calibration
100 counts.
4 5
Counts
10
Full-scale gain error with calibration
GAINWC
–8 6
6 The absolute value of the full scale gain error without calibration
120 counts.
8 6
Counts
11
Disruptive input injection current 7, 8, 9, 10
7 Below disruptive current conditions, the channel being stressed has conversion values of: 0x3FF for analog inputs greater than
VRH, and 0x000 for values less than VRL. This assumes that VRH VDDA and VRL VSSA due to the presence of the sample
amplifier. Other channels are not affected by non-disruptive conditions.
8 Exceeding the limit can cause a conversion error on both stressed and unstressed channels. Transitions within the limit do not
affect device reliability or cause permanent damage.
9 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate
resistance values using VPOSCLAMP = VDDA + 0.5 V and VNEGCLAMP = – 0.3 V, then use the larger of the calculated values.
10 This condition applies to two adjacent pads on the internal pad.
IINJ
–1
1
mA
12
Incremental error due to injection current. All channels are
10 k
< Rs <100 k
Channel under test has Rs = 10 k
,
IINJ = IINJMAX, IINJMIN
EINJ
–4
4
Counts
13
Total unadjusted error (TUE) for single ended conversions
with calibration 11, 12, 13, 14, 15
11 The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to canceling errors.
12 TUE does not apply to differential conversions.
13 Measured at 6 MHz ADC clock. TUE with a 12 MHz ADC clock is: –16 counts < TUE < 16 counts.
14 TUE includes all internal device errors such as internal reference variation (75% Ref, 25% Ref).
15 Depending on the input impedance, the analog input leakage current (Table 9. DC Electrical Specifications, spec 35a) can
affect the actual TUE measured on analog channels AN[12], AN[13], AN[14], AN[15].
TUE
–4
4
Counts
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9328MX1CVM15 | IC MCU I.MX 150MHZ 256-MAPBGA |
| MC68331CEH16 | IC MCU 32BIT 16MHZ 132-PQFP |
| VE-223-IX-F1 | CONVERTER MOD DC/DC 24V 75W |
| VE-222-IX-F4 | CONVERTER MOD DC/DC 15V 75W |
| VE-222-IX-F3 | CONVERTER MOD DC/DC 15V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC5553MZP132R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MZP80 | 制造商:Freescale Semiconductor 功能描述:MPC5553 416 - SNPB - Trays |
| MPC5553MZP80R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MZQ112 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MZQ112R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。