8-36
MPC565/MPC566 Reference Manual
MOTOROLA
Clocks Unit Programming Model
8.11.3 Change of Lock Interrupt Register (COLIR)
The COLIR is 16-bit read/write register. It controls the change of lock interrupt generation,
and is used for reporting a loss of lock interrupt source. It contains the interrupt request
level and the interrupt status bit. This register is readable and writable at any time. A status
bit is cleared by writing a one (writing a zero does not affect a status bit’s value). The
COLIR is memory mapped into the MPC565/MPC566 USIU register map.
21
CSRC
Clock source. This bit is cleared at hard reset.
0 General system clock is determined by the DFNH value
1 General system clock is determined by the DFNL value
22:23
LPM
Low-power mode select. These bits are encoded to provide one normal operating mode and
four low-power modes. In normal and doze modes, the system can be in high state
(frequency determined by the DFNH bits) or low state (frequency defined by the DFNL bits).
The LPM field can be write-protected by setting the LPM and CSRC lock (LPML) bit in the
24
CSR
Checkstop reset enable. If this bit is set, then an automatic reset is generated when the
RCPU signals that it has entered checkstop mode, unless debug mode was enabled at reset.
If the bit is clear and debug mode is not enabled, then the USIU will not do anything upon
receiving the checkstop signal from the RCPU. If debug mode is enabled, then the part enters
debug mode upon entering checkstop mode. In this case, the RCPU will not assert the
checkstop signal to the reset circuitry. This bit is writable once after soft reset.
0 No reset will occur when checkstop is asserted
1 Reset will occur when checkstop is asserted
25
LOLRE
Loss of lock reset enable
0 Loss of lock does not cause HRESET assertion
1 Loss of lock causes HRESET assertion
Note: if limp mode is enabled, use the COLIR feature instead of setting the LOLRE bit. See
26
—
Reserved
27:31
DIVF
The DIVF bits control the value of the pre-divider in the SPLL circuit. The DIVF bits can be
read and written at any time. However, the DIVF field can be write-protected by setting the
MF and pre-divider lock (MFPDL) bit in the SCCR. Changing the DIVF bits causes the SPLL
to lose lock.
MSB
0
1234
567
8
9
10
11
12
13
14
LSB
15
COLIRQ
COLIS RESE
RVED
COLIE
RESERVED
RESET:
0000
0
U
U = Unaffected by reset
Figure 8-17. COLIR — Change of Lock Interrupt Register 0x2F C28C
Table 8-11. PLPRCR Bit Descriptions (continued)
Bit(s)
Name
Description