參數(shù)資料
型號(hào): MPC755CRX400LE
廠商: Motorola, Inc.
英文描述: RISC Microprocessor Hardware Specifications
中文描述: RISC微處理器硬件規(guī)格
文件頁數(shù): 16/56頁
文件大?。?/td> 1652K
代理商: MPC755CRX400LE
MPC755 RISC Microprocessor Hardware Specifications, Rev. 6.1
16
Freescale Semiconductor
Electrical and Thermal Characteristics
SYSCLK to ARTRY high impedance after precharge
t
KHARPZ
2
t
sysclk
2, 3, 5
Notes:
1. Revisions prior to Rev. 2.8 (Rev. E) were limited in performance and did not conform to this specification. For more information, refer to
Section 10.2, “Part Numbers Not Fully Addressed by This Document
.”
2. Guaranteed by design and characterization.
3. t
sysclk
is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by the period of SYSCLK to
compute the actual time duration (in ns) of the parameter in question.
4. Per the 60x bus protocol, TS, ABB, and DBB are driven only by the currently active bus master. They are asserted low, then precharged high
before returning to high-Z as shown in
Figure 6
. The nominal precharge width for TS, ABB, or DBB is 0.5
×
t
sysclk
, that is, less than the
minimum t
sysclk
period, to ensure that another master asserting TS, ABB, or DBB on the following clock will not contend with the precharge.
Output valid and output hold timing is tested for the signal asserted. Output valid time is tested for precharge. The high-Z behavior is
guaranteed by design.
5. Per the 60x bus protocol, ARTRY can be driven by multiple bus masters through the clock period immediately following AACK. Bus contention
is not an issue since any master asserting ARTRY will be driving it low. Any master asserting it low in the first clock following AACK will then
go to high-Z for one clock before precharging it high during the second cycle after the assertion of AACK. The nominal precharge width for
ARTRY is 1.0 t
sysclk
; that is, it should be high-Z as shown in
Figure 6
before the first opportunity for another master to assert ARTRY. Output
valid and output hold timing is tested for the signal asserted. Output valid time is tested for precharge. The high-Z and precharge behavior is
guaranteed by design.
6. MCP and SRESET must be held asserted for a minimum of two bus clock cycles; INT and SMI should be held asserted until the exception
is taken; CKSTP_IN must be held asserted until the system has been reset. See the
MPC750 RISC Microprocessor Family User’s Manual
for more information.
Table 10. Processor Bus AC Timing Specifications
1
(continued)
At recommended operating conditions (see
Table 3
)
Parameter
Symbol
All Speed Grades
Unit
Notes
Min
Max
相關(guān)PDF資料
PDF描述
MPC755 RISC Microprocessor Hardware Specifications
MPC755BRX300LE RISC Microprocessor Hardware Specifications
MPC755BPX300LE RISC Microprocessor Hardware Specifications
MPC8240EC Integrated Processor Hardware Specifications
MPC8240 32-Bit Microprocessor(32位微處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC755CRX400TE 功能描述:微處理器 - MPU GF RV2.84A-40C 360CBGA RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC755CVT350LE 功能描述:微處理器 - MPU GF RV2.8,4A,105C,6W RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC755CVT400LE 功能描述:微處理器 - MPU GF RV2.84A105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC76 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors
MPC76-0.05HK 制造商:FUKUSHIMA 功能描述: