16-12
MSM66573 Family User's Manual
Chapter 16 Interrupt Processing Functions
16.4 IRQ, IE and IP Register Configurations for Each Interrupt
Each interrupt factor has its own interrupt request register (IRQ0 to IRQ4), interrupt enable
register (IE0 to IE4) and interrupt priority control register (IP0 to IP9).
These registers are allocated as a group of interrupt processing registers, independent
from the group of operation and control registers for each internal peripheral module.
The configurations of each interrupt processing register are presented below, showing
which bits of which registers are allocated as the IRQ, IE and IP flags for each interrupt
factor. At the end of chapters describing internal peripheral modules, a reference page is
listed for the interrupt processing registers of that module.
16.4.1 Interrupt Request Registers (IRQ0 to IRQ4)
(1)
Interrupt request register 0 (IRQ0)
Interrupt request register 0 (IRQ0) consists of 4 bits. Bits are set to "1" corresponding to
external interrupt 0 (bit 0), overflow of free running counter (bit 1), CPCM0 event input /
compare match (bit 6), and CPCM1 event input/compare match (bit 7).
IRQ0 can be read or written by the program. However, if writing to bits 2 through 5, always
write those bits as "0". If read, a value of "0" will always be obtained for bits 2 through 5.
When reset (
RES signal input, execution of a BRK instruction, overflow of the watchdog
timer, opcode trap), IRQ0 becomes 00H.
Figure 16-5 shows the configuration of IRQ0.
7
QCPCM0
6
QCPCM1
5
4
3
"0"
2
1
0
1
No CPCM0 capture input/compare
match interrupt request
Interrupt request from CPCM0 capture
input/compare match
"0"
QFRCOV QINT0
00000000
IRQ0
At reset
0
1
No CPCM1 capture input/compare
match interrupt request
Interrupt request from CPCM1 capture
input/compare match
"0"
0
1
No interrupt request from external interrupt 0
Interrupt request from external interrupt 0
0
1
No free running counter overflow interrupt request
Free running counter overflow interrupt request
Address:
R/W access:
0030 [H]
R/W
"0" indicates that a value of "0" must be written.
If read, a value of "0" will be obtained.
Figure 16-5 IRQ0 Configuration