- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45393 > MSM80C86A-10RS (LAPIS SEMICONDUCTOR CO LTD) 16-BIT, 10 MHz, MICROPROCESSOR, PDIP40 PDF資料下載
參數(shù)資料
| 型號： | MSM80C86A-10RS |
| 廠商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 10 MHz, MICROPROCESSOR, PDIP40 |
| 封裝： | 0.600 INCH, 2.54 MM PITCH, PLASTIC, DIP-40 |
| 文件頁數(shù)： | 18/38頁 |
| 文件大?。?/td> | 298K |
| 代理商： | MSM80C86A-10RS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
24/37
Semiconductor
MSM80C86A-10RS/GS/JS
Interrupt Acknowledge
During the interrupt acknowledge sequence, further interrupts are disabled. The interrupt
enable bit is reset by any interrupt, after which the Flag register is automatically pushed onto
the stack. During the acknowledge sequence, the CPU emits the lock signal from T2 of the first
bus cycle to T2 of the second bus cycle. At second bus cycles, byte is fetched from the external
device as a vector which identified the type of interrupt. This vector is multiplied by four and
used as a interrupt pointer address. (INTR only)
The interrupt Return (IRET) instruction includes a Flag pop operation which returns the
original interrupt enable bit when it restores the Flag.
HALT
When a Halt instruction is executed, the CPU enters the Halt state. An interrupt request or
RESET will force the MSM80C86A-10 out of the Halt state.
System Timing – Minimum Mode
A bus cycle begins T1 with an ALE signal. The trailing edge of ALE is used to latch the address.
From T1 to T4 the M/IO signal indicates a memory or I/O operation. From T2 to T4, the address
data bus changes the address but to data bus.
The read (RD), write (WR) and interrupt acknowledge (INTA) signals causes the addressed
device to enable data bus. These signal becomes active at the beginning of T2 and inactive at
the beginning of T4.
System Timing – Maximum Mode
At maximum mode, the MSM82C88-2 Bus Controller is added to system. The CPU sends status
information to the Bus Controller. Bus timing signals are generated by Bus Controller. Bus
timing is almost the same as in the minimum mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM80C88A-10GS | 8-BIT, 10 MHz, MICROPROCESSOR, PQFP56 |
| MSM80C88A-10RS | 8-BIT, 10 MHz, MICROPROCESSOR, PDIP40 |
| MSM80C88A-10JS | 8-BIT, 10 MHz, MICROPROCESSOR, PQCC44 |
| MSM80C88A-10GS-K | 8-BIT, 10 MHz, MICROPROCESSOR, PQFP56 |
| MSM81C55-5GS-2K | 22 I/O, PIA-GENERAL PURPOSE, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM80C88A-10GS | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:8-Bit CMOS MICROPROCESSOR |
| MSM80C88A-10JS | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:8-Bit CMOS MICROPROCESSOR |
| MSM80C88A-10RS | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:8-Bit CMOS MICROPROCESSOR |
| MSM80C88A2JS | 制造商:OKI 功能描述:* |
| MSM8128 | 制造商:MOSAIC 制造商全稱:MOSAIC 功能描述:128K x 8 SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。