參數(shù)資料
型號(hào)： MT46V32M81AZ4-6T:G
元件分類： DRAM
英文描述： 32M X 4 DDR DRAM, 0.75 ns, PDSO66
封裝： 0.400 INCH, PLASTIC, TSOP-66
文件頁數(shù)： 13/82頁
文件大?。?/td> 2866K
128Mb: x4, x8, x16
DDR SDRAM
09005aef8074a655
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128MBDDRx4x8x16_2.fm - Rev. J 7/04 EN
20
2000 Micron Technology, Inc. All rights reserved.
READs
READ bursts are initiated with a READ command, as
The starting column and bank addresses are pro-
vided with the READ command and auto precharge is
either enabled or disabled for that burst access. If auto
precharge is enabled, the row being accessed is pre-
charged at the completion of the burst.
NOTE:
For the READ commands used in the follow-
ing illustrations, auto precharge is disabled.
During READ bursts, the valid data-out element
from the starting column address will be available fol-
lowing the CAS latency after the READ command.
Each subsequent data-out element will be valid nomi-
nally at the next positive or negative clock edge (i.e., at
the next crossing of CK and CK#). Figure 13 on page 22
shows general timing for each possible CAS latency
setting. DQS is driven by the DDR SDRAM along with
output data. The initial LOW state on DQS is known as
the read preamble; the LOW state coincident with the
last data-out element is known as the read postamble.
Upon completion of a burst, assuming no other
commands have been initiated, the DQs will go High-
Z. A detailed explanation of tDQSQ (valid data-out
skew), tQH (data-out window hold), the valid data win-
dow are depicted in Figure 40 on page 67 and Figure 41
on page 68. A detailed explanation of tDQSCK (DQS
transition skew to CK) and tAC (data-out transition
skew to CK) is depicted in Figure 42 on page 69.
Data from any READ burst may be concatenated
with or truncated with data from a subsequent READ
command. In either case, a continuous flow of data
can be maintained. The first data element from the
new burst follows either the last element of a com-
pleted burst or the last desired data element of a longer
burst which is being truncated. The new READ com-
mand should be issued x cycles after the first READ
command, where x equals the number of desired data
element pairs (pairs are required by the 2n-prefetch
architecture). This is shown in Figure 14 on page 23. A
READ command can be initiated on any clock cycle
following a previous READ command. Nonconsecutive
read data is shown for illustration in Figure 15 on
page 24. Full-speed random read accesses within a
page (or pages) can be performed as shown in
Data from any READ burst may be truncated with a
BURST TERMINATE command, as shown in Figure 17
on page 26. The BURST TERMINATE latency is equal
to the read (CAS) latency, i.e., the BURST TERMINATE
command should be issued x cycles after the READ
command, where x equals the number of desired data
element pairs (pairs are required by the 2n-prefetch
architecture).
Data from any READ burst must be completed or
truncated before a subsequent WRITE command can
be issued. If truncation is necessary, the BURST TER-
MINATE command must be used, as shown in
Figure 18 on page 27. The tDQSS (NOM) case is shown;
the tDQSS (MAX) case has a longer bus idle time.
(tDQSS [MIN] and tDQSS [MAX] are defined in the sec-
tion on WRITEs.)
A READ burst may be followed by, or truncated with,
a PRECHARGE command to the same bank provided
that auto precharge was not activated.
The PRECHARGE command should be issued x
cycles after the READ command, where x equals the
number of desired data element pairs (pairs are
required by the 2n-prefetch architecture). This is
shown in Figure 19 on page 28. Following the PRE-
CHARGE command, a subsequent command to the
same bank cannot be issued until both tRAS and tRP
has been met. Note that part of the row precharge time
is hidden during the access of the last data elements.
相關(guān)PDF資料
PDF描述
MT47H128M8HV-187ELIT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT47H128M8HQ-187ELAT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
MT48LC32M4A2P-7ELIT:G 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V32M82ZZ5-75 ES 制造商:Micron Technology Inc 功能描述:32MX8 SDRAM DDR PLASTIC PBF FBGA 2.5V - Trays
MT46V32M82ZZ5-75EZ 制造商:Micron Technology Inc 功能描述:32MX8 DDR SDRAM PLASTIC 2.5V - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*