- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224506 > MT58L512L18PS-7.5IT 512K X 18 CACHE SRAM, 4 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MT58L512L18PS-7.5IT |
| 元件分類： | SRAM |
| 英文描述： | 512K X 18 CACHE SRAM, 4 ns, PQFP100 |
| 封裝： | PLASTIC, MS-026BHA, TQFP-100 |
| 文件頁數(shù)： | 30/32頁 |
| 文件大?。?/td> | 616K |
| 代理商： | MT58L512L18PS-7.5IT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁
7
8Mb: 512K x 18, 256K x 32/36 Pipelined, SCD SyncBurst SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT58L512L18P_2.p65 – Rev. 6/01
2001, Micron Technology, Inc.
8Mb: 512K x 18, 256K x 32/36
PIPELINED, SCD SYNCBURST SRAM
TQFP PIN DESCRIPTIONS
x18
x32/x36
SYMBOL
TYPE
DESCRIPTION
37
SA0
Input
Synchronous Address Inputs: These inputs are registered and must
36
SA1
meet the setup and hold times around the rising edge of CLK. Two
32-35, 44-50,
SA
different pinouts are available for the TQFP package.
80-82, 99,
81, 82, 99,
100
92 (T Version) 92 (T Version)
43 (S Version) 43 (S Version)
93
BWa#
Input
Synchronous Byte Write Enables: These active LOW inputs allow
94
BWb#
individual bytes to be written and must meet the setup and hold
–
95
BWc#
times around the rising edge of CLK. A byte write enable is LOW
–
96
BWd#
for a WRITE cycle and HIGH for a READ cycle. For the x18 version,
BWa# controls DQa pins and DQPa; BWb# controls DQb pins and
DQPb. For the x32 and x36 versions, BWa# controls DQa pins and
DQPa; BWb# controls DQb pins and DQPb; BWc# controls DQc pins
and DQPc; BWd# controls DQd pins and DQPd. Parity is only available
on the x18 and x36 versions.
87
BWE#
Input
Byte Write Enable: This active LOW input permits BYTE WRITE
operations and must meet the setup and hold times around the
rising edge of CLK.
88
GW#
Input
Global Write: This active LOW input allows a full 18-, 32- or 36-bit
WRITE to occur independent of the BWE# and BWx# lines and must
meet the setup and hold times around the rising edge of CLK.
89
CLK
Input
Clock: This signal registers the address, data, chip enable, byte write
enables and burst control inputs on its rising edge. All synchronous
inputs must meet setup and hold times around the clock’s rising
edge.
98
CE#
Input
Synchronous Chip Enable: This active LOW input is used to enable
the device and conditions the internal use of ADSP#. CE# is sampled
only when a new external address is loaded.
92
CE2#
Input
Synchronous Chip Enable: This active LOW input is used to enable
(S Version)
the device and is sampled only when a new external address is
loaded. CE2# is only available on the S version.
64
ZZ
Input
Snooze Enable: This active HIGH, asynchronous input causes the
device to enter a low-power standby mode in which all data in the
memory array is retained. When ZZ is active, all other inputs are
ignored.
97
CE2
Input
Synchronous Chip Enable: This active HIGH input is used to enable
the device and is sampled only when a new external address is
loaded.
86
OE#
Input
Output Enable: This active LOW, asynchronous input enables the
data I/O output drivers.
83
ADV#
Input
Synchronous Address Advance: This active LOW input is used to
advance the internal burst counter, controlling burst access after the
external address is loaded. A HIGH on this pin effectively causes wait
states to be generated (no address advance). To ensure use of correct
address during a WRITE cycle, ADV# must be HIGH at the rising edge
of the first clock after an ADSP# cycle is initiated.
(continued on next page)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT78740 | RELAY SOCKET |
| MT78745 | RELAY SOCKET |
| MT9KDF12872PZ-1G6XX | 128M X 72 DDR DRAM MODULE, DMA240 |
| MTE-28-T | INTERCONNECTION DEVICE |
| MTE-11-T | INTERCONNECTION DEVICE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT58L512L18PT-10 | 制造商:Cypress Semiconductor 功能描述:512KX18 SRAM PLASTIC TQFP 3.3V 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT58L512L18PT-7.5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT58L512L18PT-7.5 IT | 制造商:Cypress Semiconductor 功能描述:512KX18 SRAM PLASTIC IND TEMP |
| MT58L512V18F | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:8Mb: 512K x 18, 256K x 32/36 FLOW-THROUGH SYNCBURST SRAM |
| MT58L512V18P | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:8Mb: 512K x 18, 256K x 32/36 PIPELINED, SCD SYNCBURST SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。