- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90221 (Mitel Networks Corporation) Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設(shè)備（四端口ATM IMA和UNI處理器）) PDF資料下載
參數(shù)資料
| 型號： | MT90221 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設(shè)備（四端口ATM IMA和UNI處理器）) |
| 中文描述： | 四IMA的/單向物理層設(shè)備（IMA的四端口/單向物理層設(shè)備（四端口自動柜員機(jī)IMA的和單向處理器）） |
| 文件頁數(shù)： | 27/116頁 |
| 文件大?。?/td> | 309K |
| 代理商： | MT90221 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
MT90221
19
window’s base address and the new cell at the base
address plus 0x40.
The
RX ICP Cell Level FIFO
register is used to read
the level of any of the 4 RX ICP Cell buffers. A ’0’ in
this register signifies that no new cell has been
received. A ’2’ indicates the possibility that one or
more cells have been missed (overflow condition).
The cell in the last entry of the circular buffer is the
last cell that was meeting the selection criteria. If the
Cell FIFO level is 2, it is constantly overwritten by
any new valid incoming cell.
The cell that is at the window’s base address when
the level is 0 is never overwritten as it is kept for
reference.
The
RX ICP Cell Buffer Increment Read Pointer
register is used to advance the access window by 1
cell at a time. Upon the command, the Buffer level is
decreased by 1. When the level reaches 0, the
window is not advanced anymore.
During the start-up phase, the software can select to
collect all valid ICP cells coming in a RX PCM port
and determine if the parameters are acceptable to
proceed and start-up an IMA group.
In normal IMA operating mode, the software will
select to collect only valid ICP with changes. The
Status and Control Change Indication (SCCI) is
monitored for all valid ICP cells received. If the SCCI
field indicates a change in the ICP cells, they are put
aside for processing by software.
To accelerate the processing of ICP cells that contain
changes, any byte of the last and next processed
ICP cell can be accessed directly. To reduce the total
processing time by the software, only those bytes
that need to be read are accessed. The storage unit
keeps the last read ICP cell and has room for up to
three new ICP cells.
3.3.7
The MT90221 computes the internal RX IMA Data
Cell Rate (IDCR) for each IMA Group. The cell rate
of the reference link is integrated over a
programmable period of time. Software must specify
the reference link for the IMA Group in the
RX
Reference Link Control
register and the period of
integration in the
RX IDCR Integration
register.
Refer to TX IMA Data Cell Rate in Section 2.4.5.
Rate Recovery
As an option, the reference link can be extracted
automatically from the received ICP cell. This option
is selected by bit 4 of the
RX Reference Link
Control
registers. When this option is enabled, the
RX Reference Link is always updated to reflect the
content of the last valid RXICP cell that was
received.
3.3.8
The received cells are temporarily stored in external
memory buffers until they can be correctly re-ordered
for output. Memory size depends on the number of
links and the maximum delay allowed between the
links. The memory requirements for different
configurations is listed in Table 4. The memory is
Cell Buffer/RAM Controller
organized in blocks of 64 bytes. Each block can hold
one cell. The following equation can be used to
determine the maximum delay value or the required
RAM size for a determined delay:
To simplify the RAM interface and pin loading, the
MT90221 supports the following six,
SRAM Control
register selectable, external memory configurations:
one 32 KByte SRAM device
two 32 KByte SRAM devices
one 128 KByte SRAM device
two 128 KByte SRAM devices
one 512 KBytes SRAM
two 512 KBytes SRAM devices.
To enable the correct memory access, the
Test
Mode Enable
register bit 7 has to be set to 1, the
value 0x10 should be written to the
RX Delay Link
Number
register, the bit 3 of the
RX External SRAM
Control
register has to be set to 1 and the bit 6 of
Test 2
register has to be set to 1.
3.3.9
When an IMA Group is active, the IMA recombiner
manages the pointers to the external RAM write and
read location for the stored ATM cells. A cell is read
out from the buffer located in the external RAM
Cell Sequence Recovery
Memory Size
(Kbytes)
Delay (msec)
T1 links
E1 links
32Kb
64Kb
128Kb
256Kb
512Kb
1024Kb
16
34
69
140
281
560
13
27
55
112
225
451
Note: Assuming a Guardband of 4 cells
Table 4 - Differential Delay for Various
Memory Configuration
MaxDelay
RAMsize
----------64
]
8
1
CellTime
[
]
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90401 | SONET/SDH System Synchronizer(SONET/SDH 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9040 | T1/E1 Synchronizer(T1/E1 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9041A | () |
| MT9041B | T1/E1 System Synchronizer(T1/E1系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9042B | () |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90221AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
| MT90222AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays |
| MT90222AG2 | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA /BAKE/DRYPACK - Trays |
| MT90223AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。