參數(shù)資料
型號: MT90221
廠商: Mitel Networks Corporation
英文描述: Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設(shè)備(四端口ATM IMA和UNI處理器))
中文描述: 四IMA的/單向物理層設(shè)備(IMA的四端口/單向物理層設(shè)備(四端口自動柜員機(jī)IMA的和單向處理器))
文件頁數(shù): 33/116頁
文件大小: 309K
代理商: MT90221
MT90221
25
In PCM Modes 1, 3, 5 and 7, polarity of clock and
synchronization signals (TXCK, TX SYNC, RXCK
and RX SYNC) can be set as either positive or
negative. In the ST-BUS mode 2, 4, 6 and 8, the
clock and frame pulse are fixed and must conform to
the ST-BUS specification.
The RXCK and RXSYNC pins are always defined as
inputs and are generated by external circuitry.
4.2.1
In PCM Mode 2 the TXCK and TXSYNC pins are
defined as Inputs and in PCM Mode 6, the TXCK and
TXSYNC are defined as outputs. The RXCK and
RXSYNC are always defined as input pins.
Mode 2 and 6: ST-BUS Interface for T1
In T1 applications, a DS-1 frame is 193 bits long and
corresponds to 1 framing bit and 192 payload bits.
The 192 payload bits are divided as 24 channels or
time slots of 8 bits each.
The MITEL ST-BUS has 32 channels numbered 0 to
31. Two different mapping schemes are selectable.
The spaced mapping scheme uses 3 of every 4
channels. The grouped scheme uses the first 24
channels. Refer to Table 8 for details of Spaced DS-1
mapping, Table 9 for Grouped DS1 mapping. All
unused channels are tri-state.
The MITEL ST-BUS clock value is 4.096 MHz. The
frame pulse is 8 kHz and should be as defined in
Figure 9 or Figure 10 (see MITEL Application Note
MSAN-126).
In the PCM Mode 6, the TXCK and TXSYNC pins are
defined as outputs. The source for the TXCK is
selected using
TX PCM Link Control
register number
2 and can be any of the four RXCK or four external
REFCK clocks. As there is no PLL inside the
MT90221, the source frequency has to be a valid ST-
BUS Clock signal (i.e., 4.096 MHz). The TXSYNC
signal is generated by the MT90221 and meets the
ST-BUS format. It is not synchronized with any other
RXSYNC or TXSYNC signal.
4.2.1.1
Detailed ST-BUS Spaced Mapping
(3 of Every 4 Channels)
DS1 (T1) links contain 24 bytes of serial voice/data
channels distributed over the 32 ST-BUS channels.
One mapping option uses 3 of every 4 channels. The
channels 0, 4, 8, 12, 16, 20, 24 and 28 of the ST-BUS
are not used. The MT90221 tri-states the DSTo lines
during the unused time-slots. See Figure 9.
DS1 Time slots
-
1
2
3
-
4
5
6
-
7
8
9
-
1
0
1
3
1
1
1
4
1
2
1
5
Voice/Data Channels
(DSTi/o)
ST-BUS
DS1 Time slots
0
x
1
2
3
4
x
5
6
7
8
x
9
1
0
1
1
1
2
x
-
-
1
3
1
7
1
4
1
8
1
5
1
9
-
1
6
2
1
1
7
2
2
1
8
2
3
-
1
9
2
5
2
0
2
6
2
1
2
7
2
2
2
9
2
3
3
0
2
4
3
1
Voice/Data Channels
(DSTi/o)
ST-BUS
1
6
x
2
0
x
2
4
x
2
8
x
Table 8 - T1Channel Mapping Using 3 Channels Every 4 Channels
DS1 Time slots
1
2
3
4
5
6
7
8
9
1
0
9
1
1
1
0
1
2
1
1
1
3
1
2
1
4
1
3
1
5
1
4
1
6
1
5
Voice/Data Channels
(DSTi/o)
ST-BUS
DS1 Time slots
0
1
2
3
4
5
6
7
8
1
7
1
6
1
8
1
7
1
9
1
8
2
0
1
9
2
1
2
0
2
2
2
1
2
3
2
2
2
4
2
3
-
-
-
-
-
-
-
-
Voice/Data Channels
(DSTi/o)
ST-BUS
2
4
x
2
5
x
2
6
x
2
7
x
2
8
x
2
9
x
3
0
x
3
1
x
Table 9 - T1 Channel Mapping Using 24 Consecutive Channels
相關(guān)PDF資料
PDF描述
MT90401 SONET/SDH System Synchronizer(SONET/SDH 系統(tǒng)同步裝置(由一個(gè)數(shù)字鎖相環(huán)組成))
MT9040 T1/E1 Synchronizer(T1/E1 系統(tǒng)同步裝置(由一個(gè)數(shù)字鎖相環(huán)組成))
MT9041A ()
MT9041B T1/E1 System Synchronizer(T1/E1系統(tǒng)同步裝置(由一個(gè)數(shù)字鎖相環(huán)組成))
MT9042B ()
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90221AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device
MT90222 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device
MT90222AG 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays
MT90222AG2 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA /BAKE/DRYPACK - Trays
MT90223AG 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays