- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9076AB (Mitel Networks Corporation) T1/E1/J1 3.3V Single Chip Transceiver PDF資料下載
參數(shù)資料
| 型號： | MT9076AB |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 3.3V Single Chip Transceiver |
| 中文描述： | T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器 |
| 文件頁數(shù)： | 37/160頁 |
| 文件大?。?/td> | 416K |
| 代理商： | MT9076AB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁
Preliminary Information
MT9076
33
6.0
Transmit Data All Ones (TxAO) Operation
The TxAO (Transmit all ones) pin allows the PRI interface to transmit an all ones signal under hardware control.
7.0
Data Link Operation
7.1
Data Link Operation in E1 mode
In E1 mode, MT9076 has a user defined 4, 8, 12, 16 or 20 kbit/s data link for transport of maintenance and
performance monitoring information across the PCM 30 link. This channel functions using the S
a
bits (S
a4
~S
a8
)
of the PCM 30 timeslot zero non-frame alignment signal (NFAS). Since the NFAS is transmitted every other
frame - a periodicity of 250 microseconds - the aggregate bit rate is a multiple of 4 kb/s. As there are five S
a
bits independently available for this data link, the bit rate will be 4, 8, 12, 16 or 20 kb/s, depending on the bits
selected for the Data Link (DL).
The S
a
bits used for the DL are selected by setting the appropriate bits, S
a4
~S
a8
, to one in the Data Link Select
Word (page 01H, address 17H, bits 4-0). Access to the DL is provided by pins TxDLCLK, TxDL, RxDLCLK and
RxDL, which allow easy interfacing to an external controller.
Data to be transmit onto the line in the S
a
bit position is clocked in from the TxDL pin (pin 65 in PLCC, pin 47 in
LQFP) with the clock TxDLCLK (pin 64 in PLCC, pin 46 pin LQFP). Although the aggregate clock rate equals
the bit rate, it has a nominal pulse width of 244 ns, and it clocks in the TxDL as if it were a 2.048 Mb/s data
stream. The clock can only be active during bit times 4 to 0 of the STBUS frame. The TxDL input signal is
clocked into the MT9076 by the rising edge of TxDLCLK. If bits are selected to be a part of the DL, all other
programmed functions for those S
a
bit positions are overridden.
The RxDLCLK signal (pin 39 - PLCC, pin 14 - LQFP) is derived from the receive extracted clock and is aligned
with the receive data link output RxDL. The HDB3 decoded receive data, at 2.048 Mbit/s, is clocked out of the
device on pin RxDL (pin 40 in PLCC, pin 15 in LQFP). In order to facilitate the attachment of this data stream to
a Data Link controller, the clock signal RxDLCLK consists of positive pulses, of nominal width of 244 ns, during
the S
a
bit cell times that are selected for the data link.This selection is made by programming address 17H of
master control page 01H. No DL data will be lost or repeated when a receive frame slip occurs. See AC
Electrical Characteristics for timing requirements.
7.2
Data Link Operation in T1 mode
SLC-96 and ESF protocol allow for carrier messages to be embedded in the overhead bit position. The
MT9076 provides 3 separate means of controlling these data links. See Data Link Control Word - address 12H,
page 1H.
The data links (transmit and receive) may be sourced (sunk) from an external controller using dedicated
pins on the MT9076 in T1 mode (enabled by setting the bit 7 - EDL of the Data link Control Word).
Bit Oriented Messages may be transmit and received via a dedicated TxBOM register (page 1H,
address 13H) and a RxBOM (page 3H, address 15H). Transmission is enabled by setting bit 6 - BIOMEn
in the Data link Control Word. Bit - oriented messages may be periodically interrupted (up to once per
second) for a duration of up to 100 milliseconds. This is to accommodate bursts of message - oriented
protocols. See Table 16 for message structure.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9076 | T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器) |
| MT9079 | Advanced Controller for E1(先進的E1幀調(diào)節(jié)器和控制器) |
| MT9080B | SMX - Switch Matrix Module(用于消費類轉(zhuǎn)換應(yīng)用的開關(guān)矩陣模塊) |
| MT90810 | Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路) |
| MT90812 | Integrated Digital Switch (IDX)(集成數(shù)字開關(guān)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9076AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver |
| MT9076BB | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
| MT9076BB1 | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
| MT9076BP | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。