參數資料
型號: ORSO82G5-1FN680I
廠商: Lattice Semiconductor Corporation
文件頁數: 144/153頁
文件大小: 0K
描述: IC TRANCEIVERS FPSC 680FPBGA
產品變化通告: Product Discontinuation 01/Aug/2011
標準包裝: 24
系列: *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
90
30A05
[0:2]
ERRCNT_CH
00
Error Count Channel Select, Control bits to
select which channel’s Section B1 error and Cell
BIP error counts are recorded by the
BIP_ERR_CNT and CELL_BIP_ERR_CNT reg-
isters.
“010” - Channel AC,
“011” - Channel AD,
“110” - Channel BC,
“111” - Channel BD
Both
[3]
RSVD
Reserved
[4]
CELL_MODE_A2
Cell Mode Enable, CELL_MODE_A2 = 1
enables cell mode for the channel group AC and
AD.
Cell
[5]
RSVD
Reserved
[6]
CELL_MODE_B2
Cell Mode Enable, CELL_MODE_B2 = 1
enables cell mode for the channel group BC and
BD.
Cell
[7]
RSVD
Reserved
30A06
[0:4]
RSVD
00
Reserved
[5:6]
RESET_PHASE
Reset Phase, Two bits to select delay phase for
delaying the soft reset bit SOFT_RESET with
respect to the synchronizing clock. Four delay
phases can be selected through the values “00”,
“01”, “10” and “11”.
Both
[7]
SOFT_RESET
Soft Reset, SOFT_RESET=1 resets the embed-
ded core ip ops except for the software regis-
ters. This bit does not affect the state of the
registers inside the SERDES blocks.
Both
30A07
[0:6]
RSVD
00
Reserved
[7]
TX_CFG_DONE
Transmitter Conguration Done, Edge sensitive
bit to indicate that all TX conguration bits are
set. After all register bits have been set for
Transmit direction, write a 0 and then a 1 to this
bit.
Cell
30A08
[0]
ALARM_STATUS_BD
00
Alarm Status Indicator, This bit is an OR of all
alarm status bits for the channel BD. A 1 on this
bit will also set the alarm pin on the system bus
interrupt cause register (on the FPGA side).
Both
[1]
ALARM_STATUS_BC
Alarm Status Indicator, This bit is an OR of all
alarm status bits for the channel BC. A 1 on this
bit will also set the alarm pin on the system bus
interrupt cause register (on the FPGA side).
Both
[2:3]
RSVD
Reserved
[4]
ALARM_STATUS_AD
Alarm Status Indicator, This bit is an OR of all
alarm status bits for the channel AD. A 1 on this
bit will also set the alarm pin on the system bus
interrupt cause register (on the FPGA side).
Both
[5]
ALARM_STATUS_AC
Alarm Status Indicator, This bit is an OR of all
alarm status bits for the channel AC. A 1 on this
bit will also set the alarm pin on the system bus
interrupt cause register (on the FPGA side).
Both
[6:7]
RSVD
Reserved
Table 28. Common Control Register Descriptions – ORSO42G5 (Continued)
(0x)
Absolute
Address
Bit
Name
Reset
Value
(0x)
Description
Mode
相關PDF資料
PDF描述
PIC32MX775F256L-80I/PT IC MCU 32BIT 256K FLASH 100TQFP
VI-J4F-IW-F4 CONVERTER MOD DC/DC 72V 100W
PIC18LF8520-I/PT IC MCU FLASH 16KX16 EEPROM80TQFP
PIC18LF458-I/L IC MCU CAN FLASH 16K LP 44-PLCC
VI-J4F-IW-F2 CONVERTER MOD DC/DC 72V 100W
相關代理商/技術參數
參數描述
ORSO82G5-1FN680I1 功能描述:FPGA - 現場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-2BM680C 功能描述:FPGA - 現場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-2BM680I 功能描述:FPGA - 現場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-2F680C 功能描述:FPGA - 現場可編程門陣列 ORCA FPSC 2.7Gbits/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-2F680I 功能描述:FPGA - 現場可編程門陣列 ORCA FPSC 2.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256