- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11733 > ORSO82G5-1FN680I (Lattice Semiconductor Corporation)IC TRANCEIVERS FPSC 680FPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | ORSO82G5-1FN680I |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁(yè)數(shù)： | 98/153頁(yè) |
| 文件大小： | 0K |
| 描述： | IC TRANCEIVERS FPSC 680FPBGA |
| 產(chǎn)品變化通告： | Product Discontinuation 01/Aug/2011 |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)當(dāng)前第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
49
Cell Mode Detailed Description
A common application for the ORSO42G5 and ORSO82G5 is to provide a bridge between a port card and a cell-
based switch fabric. In cell mode, the data in the Synchronous Payload Envelope (SPE) of the SONET frames is
further formatted into xed-length cells by the ORSO42G5 and ORSO82G5. The cell contents will typically be
unique to specic port card and switch devices. The ORSO42G5 and ORSO82G5 supports this application with a
“cell mode” of operation
The basic data ows in cell mode are shown in Figure 35. Data to be transmitted is received from the FPGA logic
(see Table 11 and Table 12 for details of the core/FPGA signal assignments in the transmit direction which differ
signicantly from the SERDES only and SONET modes), inserted into the SPE of the SONET frame, scrambled
and transmitted from the SERDES block. In cell mode, multiple SERDES links are used to achieve desired band-
width. A two-link mode is supported in the ORSO42G5 and both two-link and eight-link cell modes are supported.
For such interfaces, data are cell-striped in a round-robin fashion across multiple links by the transmitter.
Figure 35. Basic Data Flows - Cell Mode
In the receive direction, the framed data are received from the SERDES block, descrambled and are passed into a
cell extractor which extracts individual cells from the payload portion of the SONET frame. The cells are then
passed through a FIFO that performs lane-to-lane deskew and a clock domain transfer. The clock domain transfer
is handled automatically using idle cell insertion and deletion.
The cells are passed into either the eight-link Input Port Controller IPC8 block (ORSO82G5 only) or to one of the
two-link IPC2 block(s), which reassemble the cells back into a single cell stream (destriping) which is sent to the
FPGA logic. (See Table 13 and Table 14 for details of the core/FPGA signal assignments in the receive direction.
As with the transmit path, the cell mode assignments differ signicantly from those for the SERDES only and
SONET modes).
SERDES and SONET processing has been described in previous sections and only features unique to the cell
mode will be discussed in the following sections. The cell format will be discussed rst, followed by a description of
the transmit path, which will include either a two-link or an eight-link Output Port Controller (OPC) block, and a
description of the receive path, including the two-link or eight-link Input Port Controller (IPC) blocks.
Cell Formats
Cells are arranged within a SONET (STS-48c) frame as shown in Figure 36. A SONET STS-48c frame has 4176
(87 x 48) columns of SPE and 9 rows that gives a total of 37,584 bytes. In this implementation, data in a SPE is lim-
ited to xed size cells. Though four cell sizes are supported, only one cell size can be used at a time.
User
I/O
Receive (RX) Path
Transmit (TX) Path
Configurable
as
four
or
eight
data
channels
organized
in
two
blocks
MUX/DEMUX
&
SERDES
ORCA 4E04
FPGA Logic
Configurable
Cell
Processing
Pseudo-
SONET
Processing
MUX/DEMUX
and
SERDES
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC32MX775F256L-80I/PT | IC MCU 32BIT 256K FLASH 100TQFP |
| VI-J4F-IW-F4 | CONVERTER MOD DC/DC 72V 100W |
| PIC18LF8520-I/PT | IC MCU FLASH 16KX16 EEPROM80TQFP |
| PIC18LF458-I/L | IC MCU CAN FLASH 16K LP 44-PLCC |
| VI-J4F-IW-F2 | CONVERTER MOD DC/DC 72V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ORSO82G5-1FN680I1 | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO82G5-2BM680C | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO82G5-2BM680I | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO82G5-2F680C | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 ORCA FPSC 2.7Gbits/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO82G5-2F680I | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 ORCA FPSC 2.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。