- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11733 > ORSO82G5-1FN680I (Lattice Semiconductor Corporation)IC TRANCEIVERS FPSC 680FPBGA PDF資料下載
參數(shù)資料
| 型號： | ORSO82G5-1FN680I |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 65/153頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TRANCEIVERS FPSC 680FPBGA |
| 產(chǎn)品變化通告： | Product Discontinuation 01/Aug/2011 |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
19
Table 2. Transmit PLL Clock and Data Rates
The receiver section receives high-speed serial data at its differential CML input port. These data are fed to the
clock recovery section which generates a recovered clock and retimes the data. This means that the receive clocks
are asynchronous between channels. The retimed data are deserialized and presented as a 8-bit parallel data on
the output port. RWCKx receive byte clocks are divide-by-4 clocks of the RBC (recovered byte clock) clock pro-
vided by the SERDES. This is the clock used in the internal receive functions of the embedded core.
The reference clock is also used by the receive PLL for operation when the input data are not toggling appropri-
ately. Table 3 shows the relationship between the data rates, the reference clock, and the RWCKx clocks.
Table 3. Receive PLL Clock and Data Rates
The differential reference clock is distributed to all channels in a SERDES block. Each channel has a differential
buffer to isolate the clock from the other channels. The input clock is preferably a differential signal; however, the
device can operate with a single-ended input. The input reference clock directly impacts the transmit data eye, so
the clock should have low jitter. In particular, jitter components in the DC-5 MHz range should be minimized.
Detailed Description - SERDES Only Mode
The SERDES only (or bypass) mode is the simplest of the three operating modes for the ORSO42G5 and
ORSO82G5. In this mode, all of the SONET and cell logic block functions are bypassed and data are transferred
directly between the MUX and DEMUX blocks to and from the FPGA interface. This mode is utilized when the user
wants to perform all data processing and uses only the SERDES portion of the Embedded Core. For example, this
mode could be utilized to replace an existing design using stand-alone SERDES and FPGAs.
The basic data paths in the transmit and receive directions are shown in Figure 5. In general, the descriptions in
this section are written to describe the SERDES only mode, although the “SERDES blocks” are also used in
SONET and cell mode operation. At the backplane interface, data are transmitted and received serially over pairs
Data Rate
Reference Clock
TCK78x
Rate
0.6 Gbps
75.00 MHz
18.75 MHz
Half
1.0 Gbps
125.00 MHz
31.25 MHz
Half
1.244 Gbps
155.52 MHz
38.88 MHz
Half
1.35 Gbps
168.75 MHz
42.19 MHz
Half
2.0 Gbps
125.00 MHz
61.50 MHz
Full
2.488 Gbps
155.52 MHz
77.76 MHz
Full
2.7 Gbps
168.75 MHz
84.38 MHz
Full
Notes:
1. The selection of full-rate or half-rate for a given reference clock speed is set by the TXHR
bit in the transmit control register and can be set per channel. (For cell mode all channels
of a group must have the same TXHR selection.)
Data Rate
Reference Clock
RWCKx Clocks
Rate
0.6 Gbps
75.00 MHz
18.75 MHz
Half
1.0 Gbps
125.00 MHz
31.25 MHz
Half
1.244 Gbps
155.52 MHz
38.88 MHz
Half
1.35 Gbps
168.75 MHz
42.19 MHz
Half
2.0 Gbps
125.00 MHz
61.50 MHz
Full
2.488 Gbps
155.52 MHz
77.76 MHz
Full
2.7 Gbps
168.75 MHz
84.38 MHz
Full
Note: The selection of full-rate or half-rate for a given reference clock speed is set by the
RXHR bit in the receive control register and can be set per channel. (For cell mode all chan-
nels of a group must have the same RXHR selection).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC32MX775F256L-80I/PT | IC MCU 32BIT 256K FLASH 100TQFP |
| VI-J4F-IW-F4 | CONVERTER MOD DC/DC 72V 100W |
| PIC18LF8520-I/PT | IC MCU FLASH 16KX16 EEPROM80TQFP |
| PIC18LF458-I/L | IC MCU CAN FLASH 16K LP 44-PLCC |
| VI-J4F-IW-F2 | CONVERTER MOD DC/DC 72V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ORSO82G5-1FN680I1 | 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO82G5-2BM680C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO82G5-2BM680I | 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO82G5-2F680C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 ORCA FPSC 2.7Gbits/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO82G5-2F680I | 功能描述:FPGA - 現(xiàn)場可編程門陣列 ORCA FPSC 2.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。