參數(shù)資料
型號(hào)： PCI9060
廠商： Electronic Theatre Controls, Inc.
英文描述： 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
中文描述： 12O兼容的PCI總線主控接口芯片的適配器和嵌入式系統(tǒng)
文件頁(yè)數(shù)： 101/192頁(yè)
文件大?。?/td> 1551K
代理商： PCI9060
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)當(dāng)前第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)
SECTION 5
PCI 9080
PIN DESCRIPTION
PLX Technology, Inc., 1997
Page 92
Version 1.02
Table 5-5. Local Bus Mode and Processor Independent Interface Pin Description
Symbol
Signal Name
Total
Pins
Pin
Type
Pin
Number
Function
ADMODE
Address Decode
Mode
1
I
20
Determines how S[2:0] are used to access the PCI 9080 internal
registers.
BIGEND#
Big Endian Select
1
I
48
Can be asserted during the local bus address phase of a Direct
Master transfer or a configuration register access to specify use of Big
Endian byte ordering. Big Endian byte order for Direct Master
transfers or configuration register accesses is also programmable
through configuration registers.
BPCLKo
Buffered PCI Clock
Output
1
O
TP
8 mA
168
Provides a buffered PCI clock output.
BREQ
Bus Request
1
I
169
Asserted to indicate a local bus master requires the bus. If enabled
through the PCI 9080 configuration registers, PCI 9080 releases the
bus during a DMA transfer if this signal is asserted.
BREQo
Bus Request Out
1
O
TP
8 mA
21
Asserted to indicate the PCI 9080 requires the bus to perform a direct
PCI to local bus access while a Direct Master access is pending on
the local bus. It can be used with external logic to generate backoff to
a local bus master. Its operational parameters are set up through the
PCI 9080 configuration registers.
BTERMo#
Burst Terminate Out
1
O
DTS
8 mA
28
Asserted, along with READYo#, to request the break up of a burst
and the start of a new address cycle (Abort only).
DACK[1:0]#
DMA Acknowledge
Outputs
2
O
TP
8 mA
25, 30
When a channel is programmed through the configuration registers to
operate in demand mode, its DACK output indicates a DMA transfer is
being executed. DACK0# corresponds to PCI 9080 DMA Ch 0 and
DACK1# to DMA Ch 1.
DMPAF#
Direct Master
Programmable Almost
Full
1
O
TP
8 mA
8
Direct Master write FIFO almost full status output. Programmable
through a configuration register.
DP[3:0]
Data Parity
4
I/O
TS
8 mA
12-15
Parity is even for each of up to 4 byte lanes on the local bus. Parity is
checked for writes to the PCI 9080 or reads by the PCI 9080. Parity is
generated for reads from the PCI 9080 or writes by the PCI 9080.
DREQ[1:0]#
DMA Request Inputs
2
I
24, 29
When a channel is programmed through the configuration registers to
operate in demand mode, its DREQ input serves as a DMA request.
DREQ0# corresponds to PCI 9080 DMA Ch 0 and DREQ1# to DMA
Ch 1.
LDSHOLD
Direct Slave HOLD
Request
1
O
TP
8 mA
165
Asserted concurrent with LHOLD to indicate the PCI 9080 is
requesting use of the Local Bus in order to perform a Direct Slave
transfer.
LINTi#
Local Interrupt In
1
I
151
When asserted low, causes a PCI interrupt.
LINTo#
Local Interrupt Out
1
O
TP
8 mA
152
Synchronous level output that remains asserted as long as an
interrupt condition exists. If an edge level interrupt is required,
disabling and then enabling local interrupts though the Interrupt
Control/Status Register (refer to Table 4-58) creates an edge if an
interrupt condition still exists or a new interrupt condition occurs.
LLOCKo#
Bus Lock
1
O
TP
8 mA
7
Indicates an atomic operation for a Direct Slave PCI to local bus
access may require multiple transactions to complete.
LRESETi#
Local Reset Input
1
I
150
Resets the local bus portion of the PCI 9080, the local configuration
registers and the DMA configuration registers. Also causes local reset
output to be asserted.
相關(guān)PDF資料
PDF描述
PCI9080 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI9060ES 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI9060SD 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI950PT PC Card Support
PCI9656-AC66BI Controller Miscellaneous - Datasheet Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI90603A 制造商:PLX Technology 功能描述:
PCI9060-3A 制造商:PLX Technology 功能描述:
PCI9060-3AF 功能描述:數(shù)字總線開關(guān) IC PCI Bus Interface RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
PCI9060ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI9060ESF 功能描述:數(shù)字總線開關(guān) IC PCI Bus Interface RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*