- 您現(xiàn)在的位置：買賣IC網 > PDF目錄378048 > PEB2445N (SIEMENS AG) LTM4600 Evaluation Kit PDF資料下載
參數資料
| 型號： | PEB2445N |
| 廠商： | SIEMENS AG |
| 英文描述： | LTM4600 Evaluation Kit |
| 中文描述： | ？多點交換和會議股-衰減？ |
| 文件頁數： | 29/70頁 |
| 文件大?。?/td> | 1236K |
| 代理商： | PEB2445N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
PEB 2445
Functional Description
Semiconductor Group
29
02.96
The four most significant bits of the clock shift register are of interest for the input lines.
They only affect the odd input lines (see
chapter 4.6.2
): The frame structure can be
advanced by the number of bit periods programmed to the RS2, RS1 and RS0 bits of the
CSR
. For example, programming the
CSR
with (1100XXXX) a new frame starts 6-bit
periods before the rising edge of the SP pulse.
Selecting RRE to logical 1 the frame is delayed by half a bit period (see
figure 12
). The
data is then sampled in the middle of the respective bit period for all data rates.
The last line of
figure 12
shows the sampling instants for the
CSR
entry (1001XXXX).
Then the input frame is advanced by 4-bit periods and delayed by a half resulting in an
3 1/2-clock period advancement of the input frame. For further examples refer to
figure 20
.
Thus the frame structure may be selected to begin at any 1/2-bit period value between
an resulting advancement of 7-bit periods and a resulting delay of 1/2 a bit period.
Setting
CSR
= 0X
H
the same timing conditions apply to even and odd inputs. Then all
system interface inputs are processed in the same way they are in the standard
configuration.
Output Buffer
The output buffer rearranges the data read from the speech memory. It basically
converts the parallel data to serial data. Depending on the validity bit the output buffer
outputs the data or switches the line to high impedance. The most significant bits of the
256 words in the connection memory are interpreted as validity bits for the 256 possible
output channels: A logical 0 enables the programmed connection, a logical 1 tristates the
output.
The mode register (
MOD
) bits Ml1, Ml0, MO1 and MO0 control this process. The
possible output modes are listed in
table 3
.
Table 3
Possible Output Modes
Output Modes
8
4
2
1
×
8192
2
×
4096
Type
Single mode
Single mode
Single mode
Mixed mode
Mixed mode
×
×
×
+
+
2048
4096
8192
4
×
2048
4
×
2048
kbit/s
kbit/s
kbit/s
kbit/s
kbit/s
相關PDF資料 |
PDF描述 |
|---|---|
| PEB2447 | Memory Time Switch Extended Large MTSXL |
| PEB2447H | Memory Time Switch Extended Large MTSXL |
| PEB2466 | Four Channel Codec Filter with PCM- and m-Controller Interface SICOFI4-mC |
| PEB2466-HV1.2 | Four Channel Codec Filter with PCM- and m-Controller Interface SICOFI4-mC |
| PEB24902 | Quad ISDN Echocancellation Circuit Analogue Front End Quad IEC AFE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PEB2445-N | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Multipoint Switching and Conferencing Unit - Attenuation MUSAC-A |
| PEB2445P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM， Other/Special/Miscellaneous |
| PEB2447 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Memory Time Switch Extended Large MTSXL |
| PEB2447H | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Memory Time Switch Extended Large MTSXL |
| PEB2447HV1.2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。