- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378048 > PEF2015 (SIEMENS A G) Mini IOM-2 Controller MICO PDF資料下載
參數(shù)資料
| 型號： | PEF2015 |
| 廠商： | SIEMENS A G |
| 元件分類： | 通信及網(wǎng)絡 |
| 英文描述： | Mini IOM-2 Controller MICO |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PDSO28 |
| 文件頁數(shù)： | 17/84頁 |
| 文件大?。?/td> | 1568K |
| 代理商： | PEF2015 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
PEF 2015
Functional Description
Semiconductor Group
17
12.97
2.5
The MICO supports the monitor/feature control and control/signaling channels according
to SLD- or IOM-2 interface protocol.
The monitor handler controls the data flow on the monitor/feature control channel either
with or without active handshake protocol. To reduce the dynamic load of the CPU a
16-byte transmit/receive FIFO is provided.
The signaling handler supports different schemes (D-channel + C/I-channel, 6-bit
signaling, 8-bit signaling).
In downstream direction the relevant content of the control memory is transmitted in the
appropriate CFI time slot. In the case of centralized ISDN D-channel handling, a 16-kbit/
s D-channel received at the PCM-interface is included.
In upstream direction the signaling handler monitors the received data. Upon a change
it generates an interrupt, the channel address is stored in the 9-byte deep C/I FIFO and
the actual value is stored in the control memory. In 6-bit and 8-bit signaling schemes a
double last look check is provided.
Pre-processed Channels, Layer-1 Support
2.6
Special Functions
– Synchronous transfer.
This utility allows the synchronous
μ
P-access to two independent channels on the
PCM- or CFI-interface. Interrupts are generated to indicate the appropriate access
windows.
– 7-bit hardware timer.
The MICO offers one hardware timer. It can be used to cyclically interrupt the CPU,
to determine the double last look period or to generate a proper CFI-multiframe
synchronization signal.
– Frame length checking.
The PFS-period is internally checked against the programmed frame length.
相關PDF資料 |
PDF描述 |
|---|---|
| PEF2023 | ISDN DC Converter Circuit IDCC |
| PEB2023 | ISDN DC Converter Circuit IDCC |
| PEF20321 | Multichannel Network Interface Controller for HDLC |
| PEB20321 | Multichannel Network Interface Controller for HDLC |
| PEB20321 | Multichannel Network Interface Controller for HDLC MUNICH32X |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PEF2015TV1.2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Infineon Technologies AG 功能描述: |
| PEF2023 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ISDN DC Converter Circuit IDCC |
| PEF20256EV3.2-G | 功能描述:網(wǎng)絡控制器與處理器 IC T/E RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| PEF2026 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| PEF2026T-PV1.1 | 功能描述:網(wǎng)絡控制器與處理器 IC ISDN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。