RELEASED
DATA SHEET
PM7382 FREEDM-32P256
ISSUE 3
PMC-2010333
FRAME ENGINE AND DATA LINK MANAGER 32P256
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
12
Pin Name
Type
Pin
No.
Function
RD[0]
RD[1]
RD[2]
RD[3]
RD[4]
RD[5]
RD[6]
RD[7]
RD[8]
RD[9]
RD[10]
RD[11]
RD[12]
RD[13]
RD[14]
RD[15]
RD[16]
RD[17]
RD[18]
RD[19]
RD[20]
RD[21]
RD[22]
RD[23]
RD[24]
RD[25]
RD[26]
RD[27]
RD[28]
RD[29]
RD[30]
RD[31]
Input
N20
N22
M21
L22
L23
K21
J21
J20
H23
G22
G23
F23
E23
D22
E20
C23
A22
D20
B21
D19
B20
A19
A18
A17
A16
C16
D15
C15
B14
D13
B13
C12
The receive data signals (RD[31:0]) contain the
recovered line data for the 32 independently
timed links in normal mode (PMCTEST set low).
Processing of the receive links is on a priority
basis, in descending order from RD[0] to
RD[31]. Therefore, the highest rate link should
be connected to RD[0] and the lowest to RD[31].
For H-MVIP links, RD[n] contains 32/128 time-
slots, depending on the H-MVIP data rate
configured (2.048 or 8.192 Mbps). When
configured for 2.048 Mbps H-MVIP operation,
RD[31:24], RD[23:16], RD[15:8] and RD[7:0] are
sampled on every 2
nd
rising edge of RMVCK[3],
RMVCK[2], RMVCK[1] and RMVCK[0]
respectively (at the point of the bit interval).
When configured for 8.192 Mbps H-MVIP
operation, RD[4m] (0 m 7) are sampled on
every 2
nd
rising edge of RMV8DC (at the point
of the bit interval).
For channelised links, RD[n] contains the 24
(T1/J1) or 31 (E1) time-slots that comprise the
channelised link. RCLK[n] must be gapped
during the T1/J1 framing bit position or the E1
frame alignment signal (time-slot 0). The
FREEDM-32P256 uses the location of the gap
to determine the channel alignment on RD[n].
RD[31:0] are sampled on the rising edge of the
corresponding RCLK[31:0].
For unchannelised links, RD[n] contains the
HDLC packet data. For certain transmission
formats, RD[n] may contain place holder bits or
time-slots. RCLK[n] must be externally gapped
during the place holder positions in the RD[n]
stream. The FREEDM-32P256 supports a
maximum data rate of 10 Mbit/s on an individual
RD[31:3] link and a maximum data rate of 51.84
Mbit/s on RD[2:0]. RD[31:0] are sampled on the
rising edge of the corresponding RCLK[31:0].