![](http://datasheet.mmic.net.cn/330000/PM7382-PI_datasheet_16444416/PM7382-PI_8.png)
RELEASED
DATA SHEET
PM7382 FREEDM-32P256
ISSUE 3
PMC-2010333
FRAME ENGINE AND DATA LINK MANAGER 32P256
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
vii
FIGURE 23 – RECEIVE 8.192 MBPS H-MVIP LINK TIMING.........................287
FIGURE 24 – RECEIVE 2.048 MBPS H-MVIP LINK TIMING.........................288
FIGURE 25 – TRANSMIT 8.192 MBPS H-MVIP LINK TIMING.......................288
FIGURE 26 – TRANSMIT 2.048 MBPS H-MVIP LINK TIMING.......................289
FIGURE 27 – UNCHANNELISED RECEIVE LINK TIMING............................290
FIGURE 28 – CHANNELISED T1/J1 RECEIVE LINK TIMING .......................290
FIGURE 29 – CHANNELISED E1 RECEIVE LINK TIMING............................291
FIGURE 30 – UNCHANNELISED TRANSMIT LINK TIMING..........................291
FIGURE 31 – CHANNELISED T1/J1 TRANSMIT LINK TIMING.....................292
FIGURE 32 – CHANNELISED E1 TRANSMIT LINK TIMING .........................292
FIGURE 33 – PCI READ CYCLE....................................................................294
FIGURE 34 – PCI WRITE CYCLE ..................................................................295
FIGURE 35 – PCI TARGET DISCONNECT....................................................296
FIGURE 36 – PCI TARGET ABORT................................................................297
FIGURE 37 – PCI BUS REQUEST CYCLE ....................................................297
FIGURE 38 – PCI INITIATOR ABORT TERMINATION...................................298
FIGURE 39 – PCI EXCLUSIVE LOCK CYCLE...............................................299
FIGURE 40 – PCI FAST BACK TO BACK.......................................................301
FIGURE 41 – RECEIVE BERT PORT TIMING ...............................................301
FIGURE 42 – TRANSMIT BERT PORT TIMING.............................................302
FIGURE 43 – RECEIVE DATA & FRAME PULSE TIMING (2.048 MBPS H-MVIP
MODE)..................................................................................................308
FIGURE 44 – RECEIVE DATA & FRAME PULSE TIMING (8.192 MBPS H-MVIP
MODE)..................................................................................................308
FIGURE 45 – RECEIVE DATA TIMING (NON H-MVIP MODE) ......................309