![](http://datasheet.mmic.net.cn/330000/PM7382-PI_datasheet_16444416/PM7382-PI_3.png)
RELEASED
DATA SHEET
PM7382 FREEDM-32P256
ISSUE 3
PMC-2010333
FRAME ENGINE AND DATA LINK MANAGER 32P256
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
ii
CONTENTS
1
FEATURES...............................................................................................1
2
APPLICATIONS........................................................................................4
3
REFERENCES .........................................................................................5
4
BLOCK DIAGRAM....................................................................................6
5
DESCRIPTION.........................................................................................7
6
PIN DIAGRAM........................................................................................10
7
PIN DESCRIPTION................................................................................11
8
FUNCTIONAL DESCRIPTION ...............................................................36
8.1
HIGH SPEED MULTI-VENDOR INTEGRATION PROTOCOL
(H-MVIP)......................................................................................36
8.2
HIGH-LEVEL DATA LINK CONTROL (HDLC) PROTOCOL.........36
8.3
RECEIVE CHANNEL ASSIGNER................................................37
8.3.1
LINE INTERFACE TRANSLATOR (LIT) ........................39
8.3.2
LINE INTERFACE..........................................................39
8.3.3
PRIORITY ENCODER...................................................40
8.3.4
CHANNEL ASSIGNER ..................................................40
8.3.5
LOOPBACK CONTROLLER .........................................41
8.4
RECEIVE HDLC PROCESSOR / PARTIAL PACKET BUFFER...41
8.4.1
HDLC PROCESSOR.....................................................42
8.4.2
PARTIAL PACKET BUFFER PROCESSOR..................42
8.5
RECEIVE DMA CONTROLLER...................................................44
8.5.1
DATA STRUCTURES ....................................................44
8.5.2
DMA TRANSACTION CONTROLLER...........................54