- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361238 > Q67103-H6594 (SIEMENS AG) Memory Time Switch Extended Large MTSXL PDF資料下載
參數(shù)資料
| 型號： | Q67103-H6594 |
| 廠商： | SIEMENS AG |
| 英文描述： | Memory Time Switch Extended Large MTSXL |
| 中文描述： | 內(nèi)存定時開關(guān)擴展大型MTSXL |
| 文件頁數(shù)： | 23/51頁 |
| 文件大?。?/td> | 1052K |
| 代理商： | Q67103-H6594 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
PEB 2447
Operational Description
Semiconductor Group
23
03.97
3
Operational Description
3.1
For a proper initialization of the MTSXL the following procedure is recommended:
First a reset pulse (RES) of at least two CLK clock periods has to be applied. All registers
contain now their reset values. In the next step the connection memories CM0/1 are
initialized by the commands CMDR:STP (1:0) = 01 (CM reset) or CMDR:STP
(2:0) = 011 / 111 (MTSXL selftest).
After having programmed a CM reset command, it takes 4096 clock periods until all
tristate control entries in the CM contain the value “1” (tristated).
If a selftest command was given, it takes 10 240 clock periods to achieve the same
effect. Furthermore the register bit STAR:STOK (selftest o.k.) should read “1” in this
case, in order to prove that there is no fault on the chip. The selftest command must be
given twice: the upper half of data memory (DM0, DM1) is tested when setting
CMDR:STP (2:1) = 01, the lower half of DM0, DM1 is tested by setting CMDR:STP
(2:1) = 11 (see
table 10
).
The activity of the procedures can be monitored in STAR:PACT and an interrupt will
indicate their completion.
In all cases it is important, that the outputs are tristated by MODR:PSB = 0.
Initialization Procedure
3.2
The operation mode of the device is fixed by programming MODR:MD (1:0) (see
table 9
).
Operation Mode
3.3
The connection memories and data memories are accessible through the indirect access
registers MACH, MAAL, MRDH, MRDL, MWDH and MWDL. An indirect access is
actually started by writing register MACH (Memory Access Address/Code Register
High). The code value inherent in this register defines, what action has to be performed.
The low byte of the complete access address must be programmed to MAAL (Memory
Access Address Register Low) before writing to MACH. If data are necessary to perform
the access (e.g. in write operations), they have to be entered into MWDH (Memory Write
Data Register High) and MWDL (Memory Write Data Register Low) before. In read
accesses the corresponding registers MRDH (Memory Read Data Register High) and
MRDL (Memory Read Data Register Low) contain the required information after the
internal read process is completed.
Indirect Access Registers
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q67106-A8315 | Dimmer IC for Halogen Lamps |
| Q67106-H5157 | Expanded Decoder for Program Delivery Control and Video Program System EPDC / VPS Decoder |
| Q67106-H5163 | VPS / PDC-plus Decoder |
| Q67106-H5183 | VPS-Decoder |
| Q67106-H6423 | BiCMOS Low-Power Current Mode PWM Controller 8-SOIC -40 to 105 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Q67106-A8315 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Dimmer IC for Halogen Lamps |
| Q67106-H5157 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Expanded Decoder for Program Delivery Control and Video Program System EPDC / VPS Decoder |
| Q67106-H5163 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:VPS / PDC-plus Decoder |
| Q67106-H5183 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:VPS-Decoder |
| Q67106-H6423 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PLL-Frequency Synthesizer PMB2306R/PMB2306T Version 2.2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。