- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373223 > R2061K real-time clock ICs PDF資料下載
參數(shù)資料
| 型號： | R2061K |
| 英文描述： | real-time clock ICs |
| 中文描述： | 實(shí)時時鐘IC |
| 文件頁數(shù)： | 37/48頁 |
| 文件大?。?/td> | 322K |
| 代理商： | R2061K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
R2061 Series
12345
Rev.1.00 - 37 -
The alarm function can be set by presetting desired alarm time in the alarm registers (the Alarm_W Registers for
the day-of-week digit settings and both the Alarm_W Registers and the Alarm_D Registers for the hour and minute
digit settings) with the WALE and DALE bits once set to 0 and then to 1 in the Control Register 1. Note that the
WALE and DALE bits should be once set to 0 in order to disable the alarm interrupt circuit upon the coincidental
occurrence of a match between current time and preset alarm time in the process of setting the alarm function.
Interval (1min.) during which a match
between current time and preset alarm time
occurs
current time =
preset alarm time
WALE
←
1
(DALE)
current time =
preset alarm time
WAFG
←
0
(DAFG)
/INTR
WALE
←
1
(DALE)
WALE
←
1
(DALE)
current time =
preset alarm time
WALE
←
0
(DALE)
current time =
preset alarm time
/INTR
After setting WALE(DALW) to 0, Alarm registers is set to current time, and WALE(DALE) is set to 1, /INTR will be
not driven to “L” immediately, /INTR will be driven to “L” at next alarm setting time.
G
Periodic Interrupt
Setting of the periodic selection bits (CT2 to CT0) enables periodic interrupt to the CPU. There are two waveform
modes: pulse mode and level mode. In the pulse mode, the output has a waveform duty cycle of around 50%. In
the level mode, the output is cyclically driven low and, when the CTFG bit is set to 0, the output is return to High
(OFF).
Description
CT2
CT1
CT0
Wave form mode
Interrupt Cycle and Falling Timing
0
0
0
-
OFF(H)
0
0
1
-
Fixed at “L”
0
1
0
Pulse Mode *1)
2Hz(Duty50%)
0
1
1
Pulse Mode *1)
1Hz(Duty50%)
1
0
0
Level Mode *2)
Once per 1 second (Synchronized with
Second counter increment)
1
0
1
Level Mode *2)
Once per 1 minute (at 00 seconds of every
Minute)
1
1
0
Level Mode *2)
Once per hour (at 00 minutes and 00
Seconds of every hour)
1
1
1
Level Mode *2)
Once per month (at 00 hours, 00 minutes,
and 00 seconds of first day of every month)
*1) Pulse Mode:
2-Hz and 1-Hz clock pulses are output in synchronization with the increment of the second counter as
illustrated in the timing chart below.
(Default)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R209408012 | SOCKET MMS SURFACE MOUNT |
| R295000062 | LEAD RG316 MMS R/A 0.2M |
| R295000063 | LEAD RG178 MMS R/A 0.2M |
| R210A | Optoelectronic |
| R210B | Optoelectronic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| R2061K01-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:wire interface Real-Time Clock ICs with Battery Backup switch-over Function |
| R2061K03-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:wire interface Real-Time Clock ICs with Battery Backup switch-over Function |
| R2061S02-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:wire interface Real-Time Clock ICs with Battery Backup switch-over Function |
| R2062 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3 wire interface Real-Time Clock ICs with Battery Backup switch-over Function |
| R2062K01-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3 wire interface Real-Time Clock ICs with Battery Backup switch-over Function |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。