- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225025 > RC28F256P33T85A (NUMONYX) 16M X 16 FLASH 3V PROM, 85 ns, PBGA64 PDF資料下載
參數(shù)資料
| 型號： | RC28F256P33T85A |
| 廠商： | NUMONYX |
| 元件分類： | PROM |
| 英文描述： | 16M X 16 FLASH 3V PROM, 85 ns, PBGA64 |
| 封裝： | BGA-64 |
| 文件頁數(shù)： | 57/96頁 |
| 文件大?。?/td> | 1378K |
| 代理商： | RC28F256P33T85A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
Numonyx StrataFlash Embedded Memory (P33)
Datasheet
November 2007
60
Order Number: 314749-05
With adequate continuity testing, programming equipment can rely on the WSM’s
internal verification to ensure that the device has programmed properly. This eliminates
the external post-program verification and its associated overhead.
11.3.3.1
BEFP Requirements and Considerations
BEFP requirements:
Case temperature: TC = 25 °C ± 5 °C
VCC within specified operating range
VPP driven to VPPH
Target block unlocked before issuing the BEFP Setup and Confirm commands
The first-word address for the block to be programmed must be held constant from
the setup phase through all data streaming into the target block, until transition to
the exit phase is desired
The first-word address must align with the start of an array buffer boundary1
BEFP considerations:
For optimum performance, cycling must be limited below 100 erase cycles per
block2
BEFP programs one block at a time; all buffer data must fall within a single block3
BEFP cannot be suspended
Programming to the flash memory array can occur only when the buffer is full4
Note:
1.
Word buffer boundaries in the array are determined by A[4:0] (0x00 through 0x1F). The alignment start point is A[4:0] =
0x00.
2.
Some degradation in performance may occur if this limit is exceeded, but the internal algorithm continues to work
properly.
3.
If the internal address counter increments beyond the block's maximum address, addressing wraps around to the
beginning of the block.
4.
If the number of words is less than 32, remaining locations must be filled with 0xFFFF.
11.3.3.2
BEFP Setup Phase
After receiving the BEFP Setup and Confirm command sequence, Status Register bit
SR[7] (Ready) is cleared, indicating that the WSM is busy with BEFP algorithm startup.
A delay before checking SR[7] is required to allow the WSM enough time to perform all
of its setups and checks (Block-Lock status, VPP level, etc.). If an error is detected,
SR[4] is set and BEFP operation terminates. If the block was found to be locked, SR[1]
is also set. SR[3] is set if the error occurred due to an incorrect VPP level.
Note:
Reading from the device after the BEFP Setup and Confirm command sequence outputs
Status Register data. Do not issue the Read Status Register command; it will be
interpreted as data to be loaded into the buffer.
11.3.3.3
BEFP Program/Verify Phase
After the BEFP Setup Phase has completed, the host programming system must check
SR[7,0] to determine the availability of the write buffer for data streaming. SR[7]
cleared indicates the device is busy and the BEFP program/verify phase is activated.
SR[0] indicates the write buffer is available.
Two basic sequences repeat in this phase: loading of the write buffer, followed by buffer
data programming to the array. For BEFP, the count value for buffer loading is always
the maximum buffer size of 32 words. During the buffer-loading sequence, data is
相關PDF資料 |
PDF描述 |
|---|---|
| RC28F160C3TC90 | 1M X 16 FLASH 3V PROM, 90 ns, PBGA64 |
| RC28F160C3BD70 | 1M X 16 FLASH 3V PROM, 70 ns, PBGA64 |
| RC4194K | DUAL OUTPUT, ADJUSTABLE MIXED REGULATOR, MBFM9 |
| RM4194K | DUAL OUTPUT, ADJUSTABLE MIXED REGULATOR, MBFM9 |
| RC4194D | DUAL OUTPUT, ADJUSTABLE MIXED REGULATOR, CDIP14 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| RC28F256P33T85B | 制造商:Micron Technology Inc 功能描述:256MB, KEARNY EBGA 3.0 - Tape and Reel |
| RC28F256P33TFA | 功能描述:IC FLASH 256MBIT 95NS 64EZBGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:Axcell™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標準包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步，DDR II 存儲容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應商設備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
| RC28F256P33TFE | 功能描述:IC FLASH 256MBIT 64EZBGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:Axcell™ 標準包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:4.5M（256K x 18） 速度:133MHz 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應商設備封裝:100-TQFP（14x20） 包裝:托盤 |
| RC28F320C3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3 VOLT ADVANCED+ BOOT BLOCK 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| RC28F320C3BA100 | 功能描述:IC FLASH 32MBIT 100NS 64BGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應商設備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復。