參數(shù)資料
型號: RG82845MZ
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù): 156/157頁
文件大小: 1407K
代理商: RG82845MZ
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
98
Datasheet
250687-002
R
3.8.19.
PMBASE1 – Prefetchable Memory Base Address Register –
Device #1
Address Offset:
24-25h
Default Value:
FFF0h
Access:
Read/Write, Read Only
Size:
16 bits
This register controls the host to AGP prefetchable memory accesses routing based on the following
formula:
PREFETCHABLE_MEMORY_BASE1=< address =<PREFETCHABLE_MEMORY_LIMIT1
The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A[31:20] of
the 32-bit address. The bottom 4 bits of this register are read-only and return zeros when read. The
configuration software must initialize this register. For the purpose of address decode address bits
A[19:0] are assumed to be 0. Thus, the bottom of the defined memory address range will be aligned to a
1-MB boundary.
Bit
Description
15:4
Prefetchable Memory Address Base 1(PMEM_BASE1). Corresponds to A[31:20] of the memory
address.
3:0
Reserved
相關(guān)PDF資料
PDF描述
RG82870P2 Controller Miscellaneous - Datasheet Reference
RH5RE36AA-T1-FA 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RH5RE56AA-T1-FA 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RE5RE36AA-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
RE5RE36AC-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RG82845PE S L6H5 制造商:Intel 功能描述:CHIPSTGMCH 82845PE HT-PBGA760
RG82845PESL6Q3 制造商:Intel 功能描述:Chipsets
RG82845-SL5V7 制造商:Intel 功能描述:INTEL 845G GRAPHICS AND MEMORY CONTROLLER HUB(GMCH)
RG82845SL5YQ 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel?? 845 Chipset: 82845 Memory Controller Hub (MCH) for SDR
RG82845-SL63W 制造商:Intel 功能描述:INTEL 845G GRAPHICS AND MEMORY CONTROLLER HUB(GMCH)