- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373273 > RH80532GC029512 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | RH80532GC029512 |
| 元件分類： | 微處理器 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 18/93頁 |
| 文件大?。?/td> | 2353K |
| 代理商： | RH80532GC029512 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Mobile Intel
Pentium
4 Processor-M
18
Datasheet
250686-002
For reliable operation, always connect unused inputs or bidirectional signals that are not terminated
on the die to an appropriate signal level. Note that on-die termination has been included on the
Mobile Intel Pentium 4 Processor-M to allow signals to be terminated within the processor silicon.
Unused active low AGTL+ inputs may be left as no connects if AGTL+ termination is provided on
the processor silicon.
Table 3
lists details on AGTL+ signals that do not include on-die termination.
Unused active high inputs should be connected through a resistor to ground (V
SS
). Refer to the
Mobile Intel
Pentium
4 Processor-M and Intel
845MP/845MZ Chipset Platform Design Guide
for the appropriate resistor values.
Unused outputs can be left unconnected, however, this may interfere with some TAP functions,
complicate debug probing, and prevent boundary scan testing. A resistor must be used when tying
bidirectional signals to power or ground. When tying any signal to power or ground, a resistor will
also allow for system testability. For unused AGTL+ input or I/O signals that don’t have on-die
termination, use pull-up resistors of the same value in place of the on-die termination resistors
(R
TT
). See
Table 17
.
The TAP, Asynchronous GTL+ inputs, and Asynchronous GTL+ outputs do not include on-die
termination. Inputs and used outputs must be terminated on the system board. Unused outputs may
be terminated on the system board or left unconnected. Note that leaving unused outputs
unterminated may interfere with some TAP functions, complicate debug probing, and prevent
boundary scan testing. Signal termination for these signal types is discussed in the
Mobile Intel
Pentium
4 Processor-M and Intel
845MP/845MZ Chipset Platform Design Guide
. TAP signal
termination requirements are also discussed in
ITP700 Debug Port Design Guide
.
The TESTHI pins should be tied to the processor V
CC
using a matched resistor, where a matched
resistor has a resistance value within + 20% of the impedance of the board transmission line traces.
For example, if the trace impedance is 50
, then a value between 40
and 60
is required.
The TESTHI pins may use individual pull-up resistors or be grouped together as detailed below. A
matched resistor should be used for each group:
1.TESTHI[1:0]
2.TESTHI[5:2]
3.TESTHI[10:8]
Additionally, if the ITPCLKOUT[1:0] pins are not used then they may be connected individually to
V
CC
using matched resistors or grouped with TESTHI[5:2] with a single matched resistor. If they
are being used, individual termination with 1-k
resistors is required. Tying ITPCLKOUT[1:0]
directly to V
CC
or sharing a pull-up resistor to V
CC
will prevent use of debug interposers. This
implementation is strongly discouraged for system boards that do not implement an onboard debug
port.
As an alternative, group 2 (TESTHI[5:2]), and the ITPCLKOUT[1:0] pins may be tied directly to
the processor V
CC
. This has no impact on system functionality. TESTHI[0] may also be tied
directly to processor V
CC
if resistor termination is a problem, but matched resistor termination is
recommended. In the case of the ITPCLKOUT[1:0] pins, direct tie to V
CC
is strongly discouraged
for system boards that do not implement an onboard debug port.
Tying any of the TESTHI pins together will prevent the ability to perform boundary scan testing.
Pullup/down resistor requirements for the VID[4:0] and BSEL[1:0] signals are included in the
signal descriptions in Section 5.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RH80532GC033512 | Microprocessor |
| RH80532NC017256 | Microprocessor |
| RH80532NC021256 | Microprocessor |
| RH80532NC025256 | Microprocessor |
| RH80532NC029256 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RH80532GC029512S L6FG | 功能描述:IC PENTIUM 4 1.7GHZ UFC-PGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤 |
| RH80532GC029512S L6V6 | 制造商:Intel 功能描述:MPU Pentium? 4 Processor-M 0.13um 1.7GHz 478-Pin uFCPGA |
| RH80532GC029512SL6V6 | 制造商:Intel 功能描述:MPU Pentium 4 Processor-M 0.13um 1.7GHz 478-Pin uFCPGA |
| RH80532GC033512 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| RH80532GC049512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。