參數(shù)資料
型號(hào)： RH80532GC029512
元件分類： 微處理器
英文描述： Microprocessor
中文描述： 微處理器
文件頁(yè)數(shù)： 77/93頁(yè)
文件大小： 2353K
代理商： RH80532GC029512
Mobile Intel
Pentium
4 Processor-M Datasheet
250686-002
Datasheet
77
5.2
Alphabetical Signals Reference
Table 36. Signal Description (Page 1 of 8)
Name
Type
Description
A[35:3]#
Input/
Output
A[35:3]# (Address) define a 2
36
-byte physical memory address space. In sub-
phase 1 of the address phase, these pins transmit the address of a transaction. In
sub-phase 2, these pins transmit transaction type information. These signals must
connect the appropriate pins of all agents on the Mobile Intel Pentium 4
Processor-M system bus. A[35:3]# are protected by parity signals AP[1:0]#.
A[35:3]# are source synchronous signals and are latched into the receiving buffers
by ADSTB[1:0]#.
On the active-to-inactive transition of RESET#, the processor samples a subset of
the A[35:3]# pins to determine power-on configuration. See
Section 7.1
for more
details.
A20M#
Input
If A20M# (Address-20 Mask) is asserted, the processor masks physical address bit
20 (A20#) before looking up a line in any internal cache and before driving a read/
write transaction on the bus. Asserting A20M# emulates the 8086 processor's
address wrap-around at the 1-Mbyte boundary. Assertion of A20M# is only
supported in real mode.
A20M# is an asynchronous signal. However, to ensure recognition of this signal
following an Input/Output write instruction, it must be valid along with the TRDY#
assertion of the corresponding Input/Output Write bus transaction.
ADS#
Input/
Output
ADS# (Address Strobe) is asserted to indicate the validity of the transaction
address on the A[35:3]# and REQ[4:0]# pins. All bus agents observe the ADS#
activation to begin parity checking, protocol checking, address decode, internal
snoop, or deferred reply ID match operations associated with the new transaction.
ADSTB[1:0]#
Input/
Output
Address strobes are used to latch A[35:3]# and REQ[4:0]# on their rising and falling
edges. Strobes are associated with signals as shown below.
AP[1:0]#
Input/
Output
AP[1:0]# (Address Parity) are driven by the request initiator along with ADS#,
A[35:3]#, and the transaction type on the REQ[4:0]#. A correct parity signal is high if
an even number of covered signals are low and low if an odd number of covered
signals are low. This allows parity to be high when all the covered signals are high.
AP[1:0]# should connect the appropriate pins of all Mobile Intel Pentium 4
Processor-M system bus agents. The following table defines the coverage model of
these signals.
BCLK[1:0]
Input
The differential pair BCLK (Bus Clock) determines the system bus frequency. All
processor system bus agents must receive these signals to drive their outputs and
latch their inputs.
All external timing parameters are specified with respect to the rising edge of
BCLK0 crossing V
CROSS
.
Signals
Associated Strobe
REQ[4:0]#, A[16:3]#
ADSTB0#
A[35:17]#
ADSTB1#
Request Signals
subphase 1
subphase 2
A[35:24]#
AP0#
AP1#
A[23:3]#
AP1#
AP0#
REQ[4:0]#
AP1#
AP0#
相關(guān)PDF資料
PDF描述
RH80532GC033512 Microprocessor
RH80532NC017256 Microprocessor
RH80532NC021256 Microprocessor
RH80532NC025256 Microprocessor
RH80532NC029256 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RH80532GC029512S L6FG 功能描述:IC PENTIUM 4 1.7GHZ UFC-PGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
RH80532GC029512S L6V6 制造商:Intel 功能描述:MPU Pentium? 4 Processor-M 0.13um 1.7GHz 478-Pin uFCPGA
RH80532GC029512SL6V6 制造商:Intel 功能描述:MPU Pentium 4 Processor-M 0.13um 1.7GHz 478-Pin uFCPGA
RH80532GC033512 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
RH80532GC049512 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*