- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25640 > S1C7XXXF00E199 16-BIT, 90 MHz, RISC MICROCONTROLLER, PQFP PDF資料下載
參數(shù)資料
| 型號： | S1C7XXXF00E199 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 90 MHz, RISC MICROCONTROLLER, PQFP |
| 文件頁數(shù)： | 138/196頁 |
| 文件大?。?/td> | 1650K |
| 代理商： | S1C7XXXF00E199 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁當前第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁
5 INSTRUCTION SET
5-20
EPSON
S1C17 FAMILY S1C17 CORE MANUAL
0 0
0
imm13
imm7
imm7 with one ext
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0
23
20 19
7
imm7
6
0
imm7 with no ext
imm13(3:0)
imm13'
imm7
imm7 with two ext
X
0
Branch destination address
PC
jpa imm7
(3) PC relative call instructions
The PC relative call instruction call sign10/%rb is a subroutine call instruction that is useful for relocat-
able programming, as it causes the program to unconditionally branch to a subroutine starting from an address
calculated as PC + 2 (the next address of the branch instruction) + signed displacement (specified by the oper-
and). During branching, the program saves the address of the instruction next to the call instruction (for de-
layed branching, the address of the second instruction following call) to the stack as the return address. When
the ret instruction is executed at the end of the subroutine, this address is loaded into the PC, and the program
returns to it from the subroutine.
Note that because the instruction length is fixed to 16 bits, the least significant bit of the displacement is always
handled as 0 (sign10 doubled, rb is not doubled), causing the program to branch to an even address.
As with the PC relative jump instructions, the specifiable displacement can be extended by the ext instruction.
For details on how to extend the displacement, refer to the “(1) PC relative jump instructions.”
(4) Absolute call instructions
The absolute call instruction calla causes the program to unconditionally call a subroutine starting from the
location indicated by the content of a specified general-purpose register (rb) or an immediate imm7 (can be ex-
tended to imm20 or imm24 using the ext instruction) as the absolute address. When the content of the rb regis-
ter or the immediate is loaded into the PC, its least significant bit is always made 0. (Refer to the “(2) Absolute
jump instructions.”)
(5) Software interrupts
The software interrupts int and intl are the instructions that cause the software to generate an interrupt with
the vector numbers specified by the operand imm5, by which a specified interrupt handler routine can be ex-
ecuted. When a software interrupt occurs, the processor saves the PSR and the instruction address next to int/
intl to the stack, and reads the specified vector from the vector table in order to execute an interrupt handler
routine. Therefore, to return from the interrupt handler routine, the reti instruction must be used, as it restores
the PSR as well as the PC from the stack. For details on the software interrupt, refer to Section 6.3, “Interrupts.”
(6) Return instructions
The ret instruction, which is a return instruction for the call and calla instructions, loads the saved return
address from the stack into the PC as it terminates the subroutine. Therefore, the value of the SP when the ret
instruction is executed must be the same as when the subroutine was executed (i.e., one that indicates the return
address).
The reti instruction is a return instruction for the interrupt handler routine. Since the PSR is saved to the
stack along with the return address in interrupt handling, the content of the PSR must be restored from the stack
using the reti instruction. In the reti instruction, the PC and the PSR are read out of the stack in that order.
As in the case of the ret instruction, the value of the SP when the reti instruction is executed must be the
same as when the subroutine was executed.
(7) Debug interrupts
The brk and retd instructions are used to call a debug interrupt handler routine, and to return from that rou-
tine. Since these instructions are basically provided for the debug firmware, please do not use them in applica-
tion programs. For details on the functionality of these instructions, refer to Section 6.5, “Debug Circuit.”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S2041 | PHOTO TRANSISTOR DETECTOR |
| S3P44R10 | TRIGGER OUTPUT SOLID STATE RELAY, 4000 V ISOLATION-MAX |
| S3S12P128J0VQK | 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, PQFP80 |
| MC9S12P128J0CFTR | 16-BIT, FLASH, 1.05 MHz, MICROCONTROLLER, QCC48 |
| MC3S12P128J0VFTR | 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, QCC48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C88349 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88649 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88650 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88655 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88816 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
發(fā)布緊急采購，3分鐘左右您將得到回復。