
28
S29CD-J & S29CL-J Flash Family
S29CD-J_CL-J_00_B1 September27,2006
Prel imi n ary
shows the remaining address bits that are don’t care. When all necessary bits have been set as
required, the programming equipment may then read the corresponding identifier code on DQ7–
DQ0.
In order to access the autoselect codes in-system, the host system can issue the autoselect com-
page 71 for details on using the autoselect mode. Autoselect mode can be used in either syn-
chronous (Burst) mode or asynchronous (Non Burst) mode.
The system must write the reset command to exit the autoselect mode and return to reading the
array data. See
Table 8.7 for command sequence details.
Legend: L = Logic Low = VIL, H = Logic High = VIH, SA = Sector Address, X = Don’t care.
Note: The autoselect codes can also be accessed in-system via command sequences. See Table 20.2. 8.6
VersatileI/O (VIO) Control
The VersatileI/O (VIO) control allows the host system to set the voltage levels that the device
generates at its data outputs and the voltages tolerated at its data inputs to the same voltage
level that is asserted on the VIO pin. The output voltage generated on the device is determined
based on the VIO (VCCQ) level. For the 2.6 V (CD-J), a VIO of 1.65 V - 3.6 V (CD032J has a VIO
of 1.65V to 2.75V) allows the device to interface with I/Os lower than 2.5 V. For a 3.3 V VCC (CL-
J), a VIO of 1.65 V-3.60 V allows the device to interface with I/Os lower than 3.0 V.
8.7
Program/Erase Operations
These devices are capable of several modes of programming and or erase operations which are
described in detail in the following sections. However, prior to any programming and or erase
operation, devices must be set up appropriately as outlined in the configuration register
sequence (including programming data to the device and erasing sectors of memory), the sys-
tem must drive AVD# and CE# to VIL, and OE# to VIH when providing an address to the device,
and drive WE# and CE# to VIL, and OE# to VIH when writing commands or programming data.
8.7.1
Programming
Programming is a four-bus-cycle operation. The program command sequence is initiated by writ-
ing two unlock write cycles, followed by the program setup command. The program address and
data are written next, which in turn initiate the Embedded Program algorithm. The system is not
Table 8.7 S29CD-J & S29CL-J Flash Family Autoselect Codes (High Voltage Method)
Description
CE# OE# WE#
A19
to
A11
A10 A9 A8 A7 A6
A5
to
A4
A3 A2 A1 A0
DQ7
to
DQ0
Manufacturer ID: Spansion
LL
H
X
VID X
X
L
X
L
0001h
Au
to
se
le
ct
De
vi
ce
Co
de
Read Cycle 1
LL
H
X
VID X
L
X
L
H
007Eh
Read Cycle 2
LL
H
X
VID X
LLL
H
L
08h or 36h for
CD016J
46h for CL016J
09h for CD032J
49h for CL032J
Read Cycle 3
LL
H
X
VID X
L
HHHH
0000h
Top Boot Option
0001h
Bottom Boot Option
PPB Protection Status
LL
H
SA
X
VID X
LLLLL
H
L
0000h (unprotected)
0001h (protected)