參數(shù)資料
型號(hào): SAA5667HL/NNNN
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-407-1, LQFP-100
文件頁數(shù): 48/112頁
文件大?。?/td> 537K
代理商: SAA5667HL/NNNN
2004 Sep 03
40
Philips Semiconductors
Product specication
Enhanced TV microcontrollers with
On-Screen Display (OSD)
SAA56xx
There are four interrupts connected to the 80C51
microcontroller peripherals, as follows:
I2C-bus Transmit/Receive
UART Receive
UART Transmit
UART Receive/Transmit.
Four additional general purpose external interrupts are
incorporated in the SAA56xx with programmable edge
detection (INT2 {EX2}, INT3 {EX3}, INT4 {EX4} and
INT5 {EX5}). The EXTINT SFR is used to configure each
of these interrupts as either level activated, rising edge,
falling edge or both edges sensitive, see Table 10.
12.1
Interrupt enable structure
Each of the individual interrupts can be enabled or
disabled by setting or clearing the relevant bit in the
interrupt enable SFRs (IE and IEN1). All interrupt sources
can also be globally disabled by clearing bit EA (IE.7), as
shown in Fig.10.
12.2
Interrupt enable priority
Each interrupt source can be assigned one of two priority
levels. The interrupt priorities are defined by the interrupt
priority SFRs (IP and IP1).
A low priority interrupt can be interrupted by a high priority
interrupt, but not by another low priority interrupt. A high
priority interrupt cannot be interrupted by any other
interrupt source.
If two requests of different priority level are received
simultaneously, the request with the higher priority level is
serviced. If requests of the same priority level are received
simultaneously, an internal polling sequence determines
which request is serviced. Thus, within each priority level
there is a second priority structure determined by the
polling sequence as defined in Table 12.
12.3
Interrupt vector address
The processor acknowledges an interrupt request by
executing a hardware generated LCALL to the appropriate
servicing routine. The interrupt vector addresses for each
source are shown in Table 12.
12.4
Level/edge interrupt
The external interrupt can be programmed to be either
level activated or transition activated by setting or clearing
the IT0/IT1 bits in the Timer Control SFR (TCON), see
Table 11.
The external interrupt INT1 differs from the standard
80C51 interrupt in that it is activated on both edges when
in edge sensitive mode. This is to allow software pulse
width measurement for handling remote control inputs.
The four other external interrupts INT2, INT3, INT4 and
INT5 are configured using the EXTINT register, as shown
in Table 10.
Table 10 Conguration of external interrupts
(INT2 to INT5)
Table 11 External interrupt activation
SFR EXTINT;
EXnCFG<1:0>;
n=2to5
MODE
00
level sensitive - active LOW
01
rising edge sensitive
10
falling edge sensitive
11
both edges sensitive
BIT
LEVEL
EDGE
IT0
active LOW
IT1
INT0 = negative edge
INT1 = positive and negative edge
相關(guān)PDF資料
PDF描述
SAA7169 9-BIT DAC, PQCC44
SAA7367TD-T 1-CH 18-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO24
SAB-XC164SM-8F40F 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64
SAC1763512 SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DMA10
SAC1763611 SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DMA10
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA5675HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD)
SAA5677HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD)
SAA567X 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD)
SAA5695HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD)
SAA5697HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD)