參數(shù)資料
型號(hào): SAA7108
廠商: NXP Semiconductors N.V.
元件分類: Codec
英文描述: PC-CODEC
中文描述: PC的編解碼器
文件頁(yè)數(shù): 97/202頁(yè)
文件大?。?/td> 983K
代理商: SAA7108
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)當(dāng)前第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)
2004 Mar 16
97
Philips Semiconductors
Product specification
PC-CODEC
SAA7108E; SAA7109E
10.4.2
X
PORT CONFIGURED AS INPUT
If data input mode is selected at the expansion port, then
the scaler can choose its input data stream from the
on-chip video decoder, or from the expansion port
(controlled by bit SCSRC[1:0] 91H[5:4]). Byte serial
Y-C
B
-C
R
4 : 2 : 2, or subsets for other sampling schemes,
or raw samples from an external ADC may be input (see
also bits FSC[2:0] 91H[2:0]). The input data stream must
be accompanied by an external clock XCLK, qualifier XDQ
and reference signals XRH and XRV. Instead of the
reference signal, embedded SAV and EAV codes,
according to ITU 656, can also be accepted. The
protection bits are not evaluated.
XRH and XRV carry the horizontal and vertical
synchronization signals for the digital video stream
through the expansion port. The field ID of the input video
stream is carried in the phase (edge) of XRV and state of
XRH, or directly as FS (frame sync, odd/even signal) on
the XRV pin (controlled by XFDV[92H[7]], XFDH[92H[6]]
and XDV[1:0] 92H[5:4]).
The trigger events on XRH (rising/falling edge) and XRV
(rising/falling both edges) for the scalers acquisition
window are defined by XDV[1:0] 92H[5:4] and
XDH[92H[2]]. The signal polarity of the qualifier can also
be defined by bit XDQ[92H[1]]. As an alternative to the
qualifier, the input clock can be applied to a gated clock
(clock gated with a data qualifier, controlled by bit
XCKS[92H[0]]). In this event, all input data will be qualified.
10.5
Image port (I port)
The image port transfers data from the scaler as well as
from the VBI data slicer, if selected (maximum 33 MHz).
The reference clock is available at the ICLK pin as an
output or as an input (maximum 33 MHz). As an output,
the ICLK is derived from the line-locked decoder or
expansion port input clock. The data stream from the
scaler output is normally discontinuous. Therefore valid
data during a clock cycle is accompanied by a data
qualifying (data valid) flag on pin IDQ. For pin constrained
applicationstheIDQpincanbeprogrammedtofunctionas
a gated clock output (bit ICKS2[80H[2]]).
The data formats at the image port are defined in Dwords
of 32 bits (4 bytes), such as the related FIFO structures.
However, the physical data stream at the image port is
only 16-bit or 8-bit wide; in 16-bit mode data pins HPD7
to HPD0 are used for chrominance data. The four bytes of
the Dwords are serialized in words or bytes.
The available formats are as follows:
Y-C
B
-C
R
4 : 2 : 2
Y-C
B
-C
R
4 : 1 : 1
Raw samples
Decoded VBI data.
For handshaking with the receiving VGA controller, or
other memory or bus interface circuitry, F, H and V
reference signals and programmable FIFO flags are
provided. The information is provided on pins IGP0, IGP1,
IGPH and IGPV. The function on these pins is controlled
via subaddresses 84H and 85H.
VBIdata is collected over an entire line in its own FIFO and
transferred as an uninterrupted block of bytes. Decoded
VBI data can be signed by the VBI flag on pins IGP0 and
IGP1.
Because scaled video data and decoded VBI data may
come from different and asynchronous sources, an
arbitration scheme is needed. Normally the VBI data slicer
has priority.
The image port consists of the pins and/or signals, as
given in Table 62.
Forpinconstrainedapplications,orinterfaces,therelevant
timinganddatareferencesignalscanalsobeencodedinto
the data stream. Therefore the corresponding pins do not
need to be connected. The minimum image port
configuration requires 9 pins only, i.e. 8 pins for data
including codes, and 1 pin for clock or gated clock. The
inserted codes are defined in close relationship to the
ITU-R BT.656 (D1) recommendation, where possible.
相關(guān)PDF資料
PDF描述
SAA7109 PC-CODEC
SAA7108E PC-CODEC
SAA7109E PC-CODEC
SAA7108AE HD-CODEC
SAA7109A HD-CODEC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7108AE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:HD-CODEC
SAA7108E 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PC-CODEC
SAA7109 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PC-CODEC
SAA7109A 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:HD-CODEC
SAA7109AE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:HD-CODEC