參數(shù)資料
型號(hào)： SC16C852SVIET
廠商： NXP SEMICONDUCTORS
元件分類(lèi)： 微控制器/微處理器
英文描述： 1.8 V dual UART, 20 Mbit-s (max.) with 128-byte FIFOs, infrared (IrDA), and XScale VLIO bus interface
中文描述： 2 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PBGA36
封裝： 3.50 X 3.50 MM, 0.80 MM HEIGHT, ROHS COMPLIANT, PLASTIC, SOT-912-1, TFBGA-36
文件頁(yè)數(shù)： 5/48頁(yè)
文件大?。?/td> 221K
代理商： SC16C852SVIET
SC16C852SV_1
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 23 September 2008
5 of 48
NXP Semiconductors
SC16C852SV
Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
CS
E2
I
Chip Select (active LOW).
This pin enables the data transfers
between the host and the SC16C852SV for the addressed channel.
Individual channel selection is done with address A6. When A6 is 0
channel A is selected, and when A6 is 1 channel B is selected.
Clear to Send (active LOW).
These inputs are associated with
individual UART channels, A through B. A logic 0 on the CTS pin
indicates the modem or data set is ready to accept transmit data from
the SC16C852SV. Status can be tested by reading MSR[4].
Data Set Ready (active LOW).
These inputs are associated with
individual UART channels, A through B. A logic 0 on this pin indicates
the modem or data set is powered-on and is ready for data exchange
with the UART. Status can be tested by reading MSR[5].
Data Terminal Ready (active LOW).
These outputs are associated
with individual UART channels, A through B. A logic 0 on this pin
indicates that the SC16C852SV is powered-on and ready. This pin
can be controlled via the Modem Control Register. Writing a logic 1 to
MCR[0] will set the DTR output to logic 0, enabling the modem. This
pin will be a logic 1 after writing a logic 0 to MCR[0], or after a reset.
Channel A interrupt output.
The output state is defined by the user
through the software setting of MCR[3]. INTA is set to the active
mode when MCR[3] is set to a logic 1. INTA is set to the 3-state mode
when MCR[3] is set to a logic 0. See
Table 19
.
Channel B interrupt output.
The output state is defined by the user
through the software setting of MCR[3]. INTB is set to the active
mode when MCR[3] is set to a logic 1. INTB is set to the 3-state
mode when MCR[3] is set to a logic 0. See
Table 19
.
Read strobe (active LOW).
A HIGH to LOW transition on this signal
starts the read cycle. The SC16C852SV reads a byte from the
internal register and puts the byte on the data bus for the host to
retrieve.
Write strobe (active LOW).
A HIGH to LOW transition on this signal
starts the write cycle, and a LOW to HIGH transition transfers the
data on the data bus to the internal register.
Latch Lower Address (active LOW).
A logic LOW on this pin puts
the VLIO interface in the address phase of the transaction, where the
lower 8 bits of the VLIO (specifying the UART register and the
channel address) are loaded into the address latch of the device
through the AD7 to AD0 bus. A logic HIGH puts the VLIO interface in
the data phase where data can are transferred between the host and
the UART.
Low Power.
When asserted (active HIGH), the device immediately
goes into low power mode. The oscillator is shut-off and some host
interface pins are isolated from the host’s bus to reduce power
consumption. The device only returns to normal mode when the
LOWPWR pin is de-asserted. On the negative edge of a de-asserting
LOWPWR signal, the device is automatically reset and all registers
return to their default reset states. This pin has an internal pull-down
resistor, therefore, it can be left unconnected.
CTSA
CTSB
A6
F6
I
DSRA
DSRB
A5
E4
I
DTRA
DTRB
C5
B6
O
INTA
D5
O
INTB
D6
O
IOR
F4
I
IOW
E3
I
LLA
E6
I
LOWPWR F1
I
Table 2.
Symbol
Pin description
…continued
Pin
Type
Description
相關(guān)PDF資料
PDF描述
SC16C852VIET 1.8 V dual UART, 5 Mbit-s (max.) with 128-byte FIFOs, infrared (IrDA) and XScale VLIO bus interface
SC16IS740IPW Single UART with I2C-bus-SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
SC16IS750IBS Single UART with I2C-bus-SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
SC16IS750IPW Single UART with I2C-bus-SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
SC16IS760IBS Single UART with I2C-bus-SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC16C852SVIET,115 功能描述:UART 接口集成電路 UART 2-CH 128Byte FIFO 1.8V 36-Pin RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C852SVIET,151 功能描述:UART 接口集成電路 UART 2-CH 128Byte FIFO 1.8V 36-Pin RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C852SVIET,157 功能描述:UART 接口集成電路 UART 2-CH 128Byte FIFO 1.8V 36-Pin RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C852V 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
SC16C852V_08 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V dual UART, 5 Mbit/s (max.) with 128-byte FIFOs, infrared (IrDA), and XScale VLIO bus interface
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*