7. 16-Bit RAM Address Summary1 All" />
參數(shù)資料
型號(hào): SI3232DC0-EVB
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 119/128頁(yè)
文件大小: 0K
描述: DAUGHTER CARD W/SI3200 INTERFACE
標(biāo)準(zhǔn)包裝: 1
系列: ProSLIC®
主要目的: 接口,模擬前端(AFE)
已用 IC / 零件: Si3232
已供物品: 板,CD
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)當(dāng)前第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Si3232
90
Preliminary Rev. 0.96
Not
Recommended
fo
r N
ew
D
esi
gn
s
7. 16-Bit RAM Address Summary1
All internal 16-bit RAM addresses can be assigned unique values for each SLIC channel and are accessed in a
similar manner as the 8-bit control registers except that the data are twice as long. In addition, one additional
READ cycle is required during READ operations to accommodate the one-deep pipeline architecture. (See "4.16.
SPI Control Interface" on page 50 for more details). All internal RAM addresses are assigned a default value of
zero during initialization and following a system reset. Unless otherwise noted, all RAM addresses use a 2s
complement, MSB first data format (ordered alphabetically by mnemonic).
RAM
Addr
Mnemonic
Description
Bit
15
Bit
14
Bit
13
Bit
12
Bit
11
Bit
10
Bit
9
Bit
8
Bit
7
Bit
6
Bit
5
Bit
4
Bit
3
Bit
2
Bit
1
Bit
0
Type
Ex.
Hex
Ex.
Dec
Unit
Battery Selection and VOC Tracking
31
BATHTH
High Battery
Switch Threshold
BATHTH[14:7]2
Init
0E54
18
V
34
BATLPF
Battery Tracking
Filter Coeff
BATLPF[15:3]
Init
0A08
10
32
BATLTH
Low Battery Switch
Threshold
BATLTH[14:7]2
Init
0D88
17
V
33
BSWLPF
RING Voltage Filter Coeff
BSWLPF[15:3]
Init
0A08
10
Speedup
36
CMHITH
Speedup Threshold—
High Byte
CMHITH[15:0]
Init
0001
1
V
35
CMLOTH
Speedup Threshold—
Low Byte
CMLOTH[15:0]
Init
07F5
10
V
SLIC Diagnostics Filter
53
DIAGAC
SLIC Diags AC
Detector Threshold
DIAGAC[15:0]
Diag
V
54
DIAGACCO
SLIC Diags AC Filter Coeff
DIAGACCO[15:3]
Diag
7FF8
127.3
Hz
51
DIAGDC
SLIC Diags dc Output
DIAGDC[15:0]
Diag
V
52
DIAGDCCO
SLIC Diags dc Filter Coeff
DIAGDCCO[15:3]
Diag
0A08
10
Hz
55
DIAGPK
SLIC Diags Peak
Detector
DIAGPK[15:0]
Diag
V
Loop Currents
9
ILONG
Longitudinal Current Sense
Value
ILONG[15:0]2
DIag
mA
8
ILOOP
Loop Current Sense Value
ILOOP[15:0]2
Diag
mA
18
IRING
Q5 Current Measurement
IRING[15:0]
Diag
mA
16
IRINGN
Q3 Current Measurement
IRINGN[15:0]
Diag
mA
15
IRINGP
Q2 Current Measurement
IRINGP[15:0]
Diag
mA
19
ITIP
Q6 Current Measurement
ITIP[15:0]
Diag
mA
17
ITIPN
Q4 Current Measurement
ITIPN[15:0]
Diag
mA
14
ITIPP
Q1 Current Measurement
ITIPP[15:0]
Diag
mA
Loop Closure Detection
24
LCRDBI
Loop Closure Detection
Debounce Interval
LCRDBI[15:0]2
Init
000C
15
ms
25
LCRLPF
Loop Closure Filter Coeff
LCRLPF[15:3]
Init
0A10
10
Notes:
1.
RAM values are 2’s complement unless otherwise noted. Any register not listed is reserved and must not be written.
2.
Only positive input values are valid for these RAM addresses.
相關(guān)PDF資料
PDF描述
UPZ2D391MHD CAP ALUM 390UF 200V 20% RADIAL
SI3230PPQX-EVB BOARD EVAL W/DISCRETE INTERFACE
M3UFK-1636R IDC CABLE - MKS16K/MC16M/MCF16K
A3RRB-1018G IDC CABLE - APR10B/AE10G/APR10B
SI3225PPTX-EVB BOARD EVAL W/DISCRETE INTERFACE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3232DCX-EVB 功能描述:子卡和OEM板 Si3232 DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
SI3232-FQ 功能描述:電信線路管理 IC DUAL CH SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3232-FQR 制造商:Silicon Laboratories Inc 功能描述:
SI3232-G-FQ 功能描述:電信線路管理 IC Dual-Channel SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3232-G-FQR 功能描述:電信線路管理 IC Dual-CH SLIC only Internal 65 Vrms RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray