參數(shù)資料
型號(hào): SI3232DC0-EVB
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 72/128頁(yè)
文件大?。?/td> 0K
描述: DAUGHTER CARD W/SI3200 INTERFACE
標(biāo)準(zhǔn)包裝: 1
系列: ProSLIC®
主要目的: 接口,模擬前端(AFE)
已用 IC / 零件: Si3232
已供物品: 板,CD
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)當(dāng)前第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Si3232
48
Preliminary Rev. 0.96
Not
Recommended
fo
r N
ew
D
esi
gn
s
Figure 25. Pulse Metering Generation Block Diagram
4.14. Audio Path Processing
The Si3232 is designed to connect directly to integrated
access device (IAD) chipsets, such as the Broadcom
BCM3341, as well as other standard codecs that use a
differential audio interface. Figure 3 on page 15
illustrates the simplified block diagram for the Si3232.
4.14.1. Transmit Path
In the transmit path, the analog signal fed by the
external ac-coupling capacitors, C1 and C2, is amplified
by the analog transmit amplifier, ATX, prior to the
differential analog output to the A/D converter in the
external codec. The ATX stage can be used to add 3 dB
of attenuation by programming the ATX bit of the
AUDGAIN register. A mute function is also available by
setting the ATXMUTE bit of the AUDGAIN register to 1.
The main role of the ATX stage is to attenuate incoming
signals to best match the input scale of the external A/D
converter to maximize signal-to-noise ratio.
The resulting gain levels using the ATX stage are
summarized in Table 29. All settings assume a 0 dBm0
TIP-RING audio input signal with the audio TX level
measured differentially at VTXPa-VTXNa (for channel
a) or VTXPb-VTXNb (for channel b).
4.14.2. Receive Path
In the receive path, the incoming audio signal from the
D/A converter in the external codec is passed through
an ARX stage where the user can attenuate audio
signals in the analog domain prior to transmission to
TIP/RING. Settings of 0, –3, and –6 dB are available by
programming the ARX[1:0] bits of the AUDGAIN
register to the appropriate settings. A mute function is
also available by setting the ARXMUTE bit of the
AUDGAIN register to 1. When not muted, the resulting
analog
signal
is
applied
at
the
input
of
the
transconductance amplifier, Gm, which drives the off-
chip current buffer, IBUF.
Pulse
Metering
DAC
Pulse
Metering
Oscillator
Volume
PMRAMP
Peak Detector
PMAMPTH
Z
A
I
BUF
+
+
8 kHz
7FFF
or 0
Clip
Logic
+
12/16 kHz
Bandpass
To VTX outputs
From VRX inputs
+
Table 29. ATX Attenuation Stage Settings
ATXMUT
E
Setting
ATX
Setting
Typical TX Path Gain
1
X
Mute (no output)
0
–1.584 dB (G = 10/12)
0
1
–4.682 dB (G = 7/12)
相關(guān)PDF資料
PDF描述
UPZ2D391MHD CAP ALUM 390UF 200V 20% RADIAL
SI3230PPQX-EVB BOARD EVAL W/DISCRETE INTERFACE
M3UFK-1636R IDC CABLE - MKS16K/MC16M/MCF16K
A3RRB-1018G IDC CABLE - APR10B/AE10G/APR10B
SI3225PPTX-EVB BOARD EVAL W/DISCRETE INTERFACE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3232DCX-EVB 功能描述:子卡和OEM板 Si3232 DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
SI3232-FQ 功能描述:電信線路管理 IC DUAL CH SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3232-FQR 制造商:Silicon Laboratories Inc 功能描述:
SI3232-G-FQ 功能描述:電信線路管理 IC Dual-Channel SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3232-G-FQR 功能描述:電信線路管理 IC Dual-CH SLIC only Internal 65 Vrms RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray