參數(shù)資料
型號(hào): SI3232DC0-EVB
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 82/128頁(yè)
文件大?。?/td> 0K
描述: DAUGHTER CARD W/SI3200 INTERFACE
標(biāo)準(zhǔn)包裝: 1
系列: ProSLIC®
主要目的: 接口,模擬前端(AFE)
已用 IC / 零件: Si3232
已供物品: 板,CD
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)當(dāng)前第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Si3232
Preliminary Rev. 0.96
57
Not
Recommended
fo
r N
ew
D
esi
gn
s
During
RAM
address
accesses,
CONTROL,
ADDRESS, and DATA are captured in the SPI module.
At the completion of the ADDRESS byte of a READ
access, the contents of the channel-based data buffer
are moved into the data register in the SPI for shifting
out during the DATA portion of the SPI transfer. This is
the data loaded into the data buffer in response to the
previous RAM address read request. Therefore, there is
a one-deep pipeline nature to RAM address READ
operations. At the completion of the DATA portion of the
READ cycle, the ADDRESS is transferred to the
channel-based address buffer, and a RAM access
request is logged for that channel. The RAMSTAT bit in
each channel can be polled to monitor the status of
RAM address accesses that are serviced twice per
sample period at dedicated windows in the DSP
algorithm.
There is also a RAM access interrupt in each channel
which, when enabled, indicates that the pending RAM
access request has been serviced. For a RAM WRITE
access, the ADDRESS and DATA is transferred from
the SPI registers to the address and data buffers in the
appropriate channel. The RAM WRITE request is then
logged. As for READ operations, the status of the
pending request can be monitored by either polling the
RAMSTAT bit for the channel or enabling the RAM
access interrupt for the channel. By keeping the
address and data buffers as well as the RAMSTAT
register on a per-channel basis, RAM address accesses
can be scheduled for both channels without interface.
4.18. System Testing
The Si3232 includes a complete suite of test tools that
provide the user with the ability to test the functionality
of the line card as well as detect fault conditions present
on the TIP/RING pair. Using the included loopback test
mode
along
with
the
signal
generation
and
measurement tools, the user can typically eliminate the
need for per-line test relays as well as centralized test
equipment.
4.18.1. Loopback Test Mode
The codec loopback encompasses almost entirely the
electronics of both the transmit and receive paths. The
analog signal at the output of the system receive path
DAC is fed back to the input of the transmit path by way
of a feedback path. (See Figure 37.) The codec
loopback mode is enabled by setting the DLM bit in the
LBCON register. The impedance synthesis is disabled
in this mode.
4.18.2. Line Test and Diagnostics
The Si3232 provides a variety of diagnostics tools that
facilitate
remote
fault
detection
and
parametric
diagnostics on the TIP/RING pair as well as line card
functionality verification. The Si3232 can generate dc
line currents and voltages as well as measure all
resulting line voltage and current levels on TIP, RING, or
across the TIP/RING pair. When used in conjunction
with an external codec that can generate discrete audio
tones and discriminate certain audio frequency bands,
the Si3232 can provide a vehicle to allow remote
diagnostics on the subscriber loop and the line card. All
parameters measured by the Si3232 are stored in
registers for further processing by the codec and DSP,
and all dc generation tools are register-programmable
to allow a software-configurable remote diagnostic
system.
The Si3232’s signal generation and measurement tools
are summarized in Table 32. The accompanying text
describes the methodology that can be used to develop
a fully-programmable test suite to facilitate remote
diagnostics.
Figure 37. Digital Loopback Mode
TIP/
RING
+
ATX
I
BUF
Z
A
Codec
Loopback
To off-chip
ADC
Mute
+
Mute
G
m
ARX
From
off-chip
ADC
相關(guān)PDF資料
PDF描述
UPZ2D391MHD CAP ALUM 390UF 200V 20% RADIAL
SI3230PPQX-EVB BOARD EVAL W/DISCRETE INTERFACE
M3UFK-1636R IDC CABLE - MKS16K/MC16M/MCF16K
A3RRB-1018G IDC CABLE - APR10B/AE10G/APR10B
SI3225PPTX-EVB BOARD EVAL W/DISCRETE INTERFACE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3232DCX-EVB 功能描述:子卡和OEM板 Si3232 DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
SI3232-FQ 功能描述:電信線路管理 IC DUAL CH SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3232-FQR 制造商:Silicon Laboratories Inc 功能描述:
SI3232-G-FQ 功能描述:電信線路管理 IC Dual-Channel SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3232-G-FQR 功能描述:電信線路管理 IC Dual-CH SLIC only Internal 65 Vrms RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray