- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16215 > SI3232DCX-EVB (Silicon Laboratories Inc)DAUGHTER CARD W/DISCRETE INTRFC PDF資料下載
參數(shù)資料
| 型號： | SI3232DCX-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 84/128頁 |
| 文件大?。?/td> | 0K |
| 描述： | DAUGHTER CARD W/DISCRETE INTRFC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3232 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當(dāng)前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Si3232
Preliminary Rev. 0.96
59
Not
Recommended
fo
r N
ew
D
esi
gn
s
Figure 38. SLIC Diagnostic Filter Structure
The peak detect filter block will report the magnitude of
the largest positive or negative value without sign. The
dc filter block consists of a single pole IIR low-pass filter
with a coefficient held in the DIAGDCCO indirect
register. The filter output can be read from the
DIAG_DC indirect register. The ac filter block consists of
a full-wave rectifier followed by a single-pole IIR low-
pass filter with a coefficient held in the DIAGACCO
indirect register. The peak value can be read from the
DIAGPK
indirect
register.
The
peak
value
is
automatically cleared, and the filters are flushed on the
0-1 transition of the SDIAG bit as well as any time the
input source is changed. The user can always write 0 to
the DIAGPK register to get peak information for a
specific time interval.
4.18.5. Diagnostics Capabilities
Foreign voltages test. The Si3232 can detect the
presence of foreign voltages according to GR-909
requirements of ac voltages > 10 V and dc voltages
> 6 V from T-G or R-G. This test should only be
performed once it has been determined that a
hazardous voltage is not present on the line.
Resistive faults test. Resistive fault conditions can
be measured from T-G, R-G, or T-R for dc resistance
per GR-909 specifications. If the dc resistance is
< 150 k
, it is considered a resistive fault. This test
can be performed by programming the Si3232 to
generate a constant open-circuit voltage and
measuring the resulting current. The resistance can
then be calculated in the system DSP.
Receiver off-hook test. This test can use a similar
procedure as outlined in the Resistive Faults test
above but is measured only across T-R. In addition,
two measurements must be performed at different
open-circuit voltages in order to verify the resistive
linearity. If the calculated resistance has more than
15% nonlinearity between the two calculated points
and the voltage/current origin, it is determined to be
a resistive fault.
Ringers (REN) test. This test verifies the presence
of REN at the end of the TIP/RING pair per GR-909
specifications. It can be implemented by generating
a 20 Hz ringing signal between 7 Vrms and 17 Vrms
and measuring the 20 Hz ac current using the 8-bit
monitor ADC. The resistance (REN) can then be
calculated using the system DSP. The acceptable
REN range is > 0.175 REN (<40 k
) or < 5 REN
(> 1400
). A returned value of <1400 is
determined to be a resistive fault from T-R, and a
returned value > 40 k
is determined to be a loop
with no handset attached.
AC line impedance measurement. This test can
determine the loop length across T-R. It can be
implemented by sending out multiple discrete tones
from the system DSP/codec, one at a time, and
measuring the returned amplitude, with the system
hybrid balance filter disabled. By calculating the
voltage difference between the initial amplitude and
the received amplitude and dividing the result by the
audio current, the line impedance can then be
calculated in the system processor.
Line capacitance measurement. This test can be
implemented in the same manner as the ac line
impedance measurement
test above, but the
frequency band of interest is between 1 kHz and
3.4 kHz. Knowing the synthesized 2-wire impedance
of the Si3232, the roll-off effect can be used to
calculate the ac line capacitance. An external codec
is required for this test.
PEAK
DETECT
LPF
FULL WAVE
RECTIFIER
DIAGDCCO
DIAGACCO
SDIAG_PK
SDIAG_DC
SDIAG_AC
VTIP
VRING
VLOOP
VLONG
ILOOP
ILONG
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M1AXK-3440K | IDC CABLE - MSC34K/MC34F/X |
| SI3232PPT0-EVB | BOARD EVAL W/SI3200 INTERFACE |
| UPZW6101MHD | CAP ALUM 100UF 420V 20% RADIAL |
| SI3232DC0-EVB | DAUGHTER CARD W/SI3200 INTERFACE |
| UPZ2D391MHD | CAP ALUM 390UF 200V 20% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3232-FQ | 功能描述:電信線路管理 IC DUAL CH SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3232-FQR | 制造商:Silicon Laboratories Inc 功能描述: |
| SI3232-G-FQ | 功能描述:電信線路管理 IC Dual-Channel SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3232-G-FQR | 功能描述:電信線路管理 IC Dual-CH SLIC only Internal 65 Vrms RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3232-G-GQ | 功能描述:電信線路管理 IC Dual-Channel SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。