參數(shù)資料
型號(hào)： SI4126M-EVB
廠商： Silicon Laboratories Inc
文件頁(yè)數(shù)： 10/34頁(yè)
文件大小： 0K
描述： BOARD EVALUATION FOR SI4126
標(biāo)準(zhǔn)包裝： 1
類型： 合成器
適用于相關(guān)產(chǎn)品： SI4126
已供物品： 板，CD
其它名稱： 336-1112
Si4136/Si4126
18
Rev. 1.41
programmed independently. Programming either the R-
or N-Divider register for RF1 or RF2 automatically
selects the associated output.
When XINDIV2 = 0, the reference frequency on the XIN
pin is divided by R and this signal is the input to the
PLL’s phase detector. The other input to the phase
detector is the PLL’s VCO output frequency divided by
2N for the RF PLLs or N for the IF PLL. After an initial
transient
Equation 1. fOUT = (2N/R) fREF (for the RF PLLs)
Equation 2. fOUT = (N/R) fREF (for the IF PLL).
The integers R are set by programming the RF1 R-
Divider register (Register 6), the RF2 R-Divider register
(Register 7) and the IF R-Divider register (Register 8).
The integers N are set by programming the RF1 N-
Divider register (register 3), the RF2 N-Divider register
(Register 4), and the IF N-Divider register (Register 5).
If the optional divide-by-2 circuit on the XIN pin is
enabled (XINDIV2 = 1) then after an initial transient
fOUT = (N/R) fREF (for the RF PLLs)
fOUT = (N/2R) fREF (for the IF PLL).
Each N-Divider is implemented as a conventional high
speed divider. That is, it consists of a dual-modulus
prescaler, a swallow counter, and a lower speed
synchronous counter. However, the control of these
sub-circuits
is
handled
automatically.
Only
the
appropriate N value should be programmed.
2.5. PLL Loop Dynamics
The transient response for each PLL is determined by
its phase detector update rate f (equal to fREF/R) and
the phase detector gain programmed for each RF1,
RF2, or IF synthesizer. (See Register 1.) Four different
settings for the phase detector gain are available for
each PLL. The highest gain is programmed by setting
the two phase detector gain bits to 00, and the lowest by
setting the bits to 11. The values of the available gains,
relative to the highest gain, are listed in Table 7.
In general, a higher phase detector gain will decrease
in-band phase noise and increase the speed of the PLL
transient until the point at which stability begins to be
compromised. The optimal gain depends on N. Table 8
lists recommended settings for different values of N.
The VCO gain and loop filter characteristics are not
programmable.
The settling time for each PLL is directly proportional to
its phase detector update period T (T equals 1/f).
During the first 13 update periods the Si4136 executes
the self-tuning algorithm. Thereafter the PLL controls
the
output
frequency.
Because
of
the
unique
architecture of the Si4136 PLLs, the time required to
settle the output frequency to 0.1 ppm error is only
about 25 update periods. Thus, the total time after
power-up or a change in programmed frequency until
the synthesized frequency is well settled—including
time for self-tuning—is around 40 update periods.
Note: This settling time analysis holds for f 500 kHz. For
f 500 kHz, the settling time can be a maximum of
100
s as specified in Table 5.
2.6. RF and IF Outputs (RFOUT and IFOUT)
The RFOUT and IFOUT pins are driven by amplifiers
that buffer the RF VCOs and IF VCO, respectively. The
RF output amplifier receives its input from either the
RF1 or RF2 VCO, depending upon which R- or N-
Divider
register
was
last
written.
For
example,
programming
the
N-Divider
register
for
RF1
automatically selects the RF1 VCO output.
Figure 13 on page 15 shows an application diagram for
the Si4136. The RF output signal must be AC coupled
to its load through a capacitor.
The IFOUT pin must also be AC coupled to its load
through a capacitor. The IF output level is dependent
upon the load. Figure 17 displays the output level
versus load resistance. For resistive loads greater than
500
the output level saturates and the bias currents in
the IF output amplifier are higher than they need to be.
The LPWR bit in the Main Configuration register
Table 7. Gain Values (Register 1)
KP Bits
Relative P.D.
Gain
00
1
01
1/2
10
1/4
11
1/8
Table 8. Optimal KP Settings
N
RF1
KP1<1:0>
RF2
KP2<1:0>
IF
KPI<1:0>
2047
00
2048 to 4095
00
01
4096 to 8191
01
10
8192 to 16383
10
11
16384
11
相關(guān)PDF資料
PDF描述
SI4123M-EVB BOARD EVALUATION FOR SI4123
GLAA01B SWITCH TOP PLUNGER SNAP SPDT
SI4122M-EVB BOARD EVALUATION FOR SI4122
SI4113M-EVB BOARD EVALUATION FOR SI4113
GLAA01A SWITCH SIDE-ROTRY SNAP SPDT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI4128DY 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:N-Channel 30-V (D-S) MOSFET
Si4128DY-T1-E3 功能描述:MOSFET 30V 10.9A 5.0W 24mohm @ 10V RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
SI4128DY-T1-GE3 功能描述:MOSFET 30V 10.9A 5.0W RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
SI412K 制造商:Thomas & Betts 功能描述:SPLICE AUTO SEIZE
SI412K3 制造商:Thomas & Betts 功能描述:TWO PIECE SPLICE 412P3 AUTO SEIZE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*