參數(shù)資料
型號: SI5315B-C-GM
廠商: Silicon Laboratories Inc
文件頁數(shù): 11/54頁
文件大?。?/td> 0K
描述: IC CLOCK MULT 8KHZ-125MHZ 36QFN
應(yīng)用說明: SI5315/17 Crystal Selection AppNote
標(biāo)準(zhǔn)包裝: 490
系列: DSPLL®
類型: 時鐘/頻率倍增器,抖動衰減器,多路復(fù)用器
PLL:
主要目的: 以太網(wǎng),SONET/SDH/PDH,電信
輸入: CML,CMOS,LVDS,LVPECL
輸出: CML,CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 125MHz
電源電壓: 1.71 V ~ 3.63 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 36-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 36-QFN(6x6)
包裝: 托盤
Si5315
Rev. 1.0
19
5. Frequency Plan Tables
For ease of use, the Si5315 is pin controlled to enable simple device configuration of the frequency plan and PLL
loop bandwidth via a predefined look up table. The DSPLL has been optimized for each frequency multiplication
and PLL loop bandwidth provided in Table 9 on page 20.
Many of the control inputs are three levels: High, Low, and Medium. High and Low are standard voltage levels
determined by the supply voltage: VDD and Ground. If the input pin is left floating, it is driven to nominally half of
VDD. Effectively, this creates three logic levels for these controls. See 1.2. "Three-Level (3L) Input Pins (With
5.1. Frequency Multiplication Plan
The input to output clock multiplication is set by the 3-level FRQSEL[3:0] pins. The device provides a wide range of
commonly used SyncE, SONET/SDH, and PDH frequency translations. The CKIN1 and CKIN2 inputs must be the
same frequency as specified in Table 9. Both CKOUT1 and CKOUT2 outputs are at the same frequency.
5.1.1. PLL Loop Bandwidth Plan
The Si5315's loop bandwidth ranges from 60 Hz to 8.4 kHz. For each frequency multiplication, its corresponding
loop bandwidth is provided in a simple look up table. (See Table 9 on page 20.) The loop bandwidth (BW) is
digitally programmable using the 3-level BWSEL [1:0] and FRQTBL input pins.
相關(guān)PDF資料
PDF描述
MCZ33897AEF IC TXRX CAN SGL WIRE 14-SOIC
VE-26X-MX-F2 CONVERTER MOD DC/DC 5.2V 75W
VI-B1K-MW-F2 CONVERTER MOD DC/DC 40V 100W
VE-26W-MX-F1 CONVERTER MOD DC/DC 5.5V 75W
MCZ33897BEFR2 IC TXRX CAN SGL WIRE 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5315B-C-GMR 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Pin-Ctrl SyncE Clk Xplier/Jitt Attn 2/2 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SI5315-C 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-C(B) 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-C_1 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-CB 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED