VDD Supply Supply. The device operates from a 1.8, 2.5, or 3.3 V supply. By" />
參數(shù)資料
型號(hào): SI5315B-C-GM
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 39/54頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK MULT 8KHZ-125MHZ 36QFN
應(yīng)用說(shuō)明: SI5315/17 Crystal Selection AppNote
標(biāo)準(zhǔn)包裝: 490
系列: DSPLL®
類型: 時(shí)鐘/頻率倍增器,抖動(dòng)衰減器,多路復(fù)用器
PLL: 無(wú)
主要目的: 以太網(wǎng),SONET/SDH/PDH,電信
輸入: CML,CMOS,LVDS,LVPECL
輸出: CML,CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 125MHz
電源電壓: 1.71 V ~ 3.63 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 36-VFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 36-QFN(6x6)
包裝: 托盤(pán)
Si5315
44
Rev. 1.0
5, 10,
32
VDD
Supply
Supply.
The device operates from a 1.8, 2.5, or 3.3 V supply. Bypass
capacitors should be associated with the following VDD pins:
5
0.1 F
10
0.1 F
32
0.1 F
A 1.0 F should also be placed as close to device as is prac-
tical.
7
6
XB
XA
IAnalog
External Crystal or Reference Clock.
External crystal should be connected to these pins to use
internal oscillator based reference. Crystal or reference clock
selection is set by the XTAL/CLOCK pin.
8,
15,19,
20,31
GND
Supply
Ground.
Must be connected to system ground. Minimize the ground
path impedance for optimal performance of this device.
9
AUTOSEL
I
3-Level
Manual/Automatic Clock Selection.
Three level input that selects the method of input clock selec-
tion to be used.
L = Manual
M = Automatic non-revertive
H = Automatic revertive
This pin has a weak pull-up and weak pull-down and defaults
to M.
Some designs may require an external resistor voltage
divider when driven by an active device that will tri-state.
11
XTAL/CLOCK
I
3-Level
External Crystal or Reference Clock Rate.
Three level input that selects the type and rate of external
crystal or reference clock to be applied to the XA/XB port.
This pin has both a weak pull-up and a weak pull-down and
defaults to M.
L = Crystal
M = Clock (Default)
H = Reserved
Some designs may require an external resistor voltage
divider when driven by an active device that will tri-state.
12
13
CKIN2+
CKIN2–
I
Clock Input 2.
Differential input clock. This input can also be driven with a
single-ended signal. Input frequency selected from a table of
values. The same frequency must be applied to CKIN1 and
CKIN2.
Table 19. Si5315 Pin Descriptions (Continued)
Pin #
Pin Name
I/O
Signal Level
Description
相關(guān)PDF資料
PDF描述
MCZ33897AEF IC TXRX CAN SGL WIRE 14-SOIC
VE-26X-MX-F2 CONVERTER MOD DC/DC 5.2V 75W
VI-B1K-MW-F2 CONVERTER MOD DC/DC 40V 100W
VE-26W-MX-F1 CONVERTER MOD DC/DC 5.5V 75W
MCZ33897BEFR2 IC TXRX CAN SGL WIRE 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5315B-C-GMR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Pin-Ctrl SyncE Clk Xplier/Jitt Attn 2/2 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SI5315-C 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-C(B) 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-C_1 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-CB 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED