SPL505YC26
....................Document #: 001-03543 Rev *E Page 27 of 27
Document History Page
The information in this document is believed to be accurate in all respects at the time of publication but is subject to change
without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any
consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility
for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further
notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any
particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit,
and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Labora-
tories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other
application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may
occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer
shall indemnify and hold Silicon Laboratories harmless against all claims and damages.
Document Title: SPL505YC264BT Clock Generator for Intel Bearlake Chipset
REV.
Issue Date
Orig. of
Change
Description of Change
1.0
12/13/06
JMA
New data sheet
1.1
1/30/07
JMA
1. Added SE1/SE2 to pinout in pinout diagram
2. Added clarifications to Byte 11
3. Added new definitions to Byte 13
4. Added PCI3/CFG0 voltage requirements in DC parameters
1.2
2/06/07
JMA
1. Changed Byte11 Bit 0 from 1 to 0; CPU2 to Stopped with CPU_STP#
2. Changed Byte 13 Bit 4 from 1 to 0; SATA spread default off
3. Changed Byte 13 Bit 2 from 0 to 1; SE drive strength default tohigh
4. Changed Byte 13 Bit 1 from 0 to 1; Reserved bit
6. Changed 1394A ppm from +/-100ppm to +/-30ppm
5. Added 1394B
6. Added CPU0 to CPU1 100ps skew spec
7. 25M typo on 1394A removed
8. FSD in overclocking description removed.
1.3
3/06/07
JMA
1. Part number changes due to part revision
2. Revision ID changed from 0000 to 0001 in Byte 7[7:4]
3. Added Byte 18 for additional single-ended drive strength control
1.4
5/21/07
JMA
1. Specified Triangular Spread Spectrum Profile
2. Removed IEEE clocks
3. RESERVED Byte 13 Bit5 - Engineering spread percentage -0.47%